ISLPED '13

Wednesday, Sept 4, 2013

Keynote 1
0845-0945	Energy Efficient Computing: From Milliwatt to Megawatt Feng Zhao, Microsoft Research
Session 1
1015-1155	Energy Efficient Processors and GPGPUs Session Chairs: Duo Liu (Chongqing University), Steven P Levitan (University of Pittsburgh) 1A.1 Compiler Assisted Dynamic Register File in GPGPU Naifeng Jing¹, Haopeng Liu¹, Yao Lu¹, XiaoYao Liang¹ ¹Shanghai Jiao Tong University 1A.2 An Energy Efficient GPGPU Memory Hierarchy With Tiny Incoherent Caches Alamelu Sankaranarayanan¹, Ehsan K Ardestani¹, José Luis Briz Velasco², Jose Renau¹ ¹University of California, Santa Cruz, ²University of Zaragoza 1A.3 Design and Analysis of 3D IC-Based Low Power Stereo Matching Processors Seung-Ho Ok¹, Kyeong-ryeol Bae¹, Sung Kyu Lim², Byungin Moon¹ ¹Kyungpook National University, ²Georgia Institute of Technology 1A.4 Design and Analysis of Ultra Low Power Processors Using Sub/Near-Threshold 3D Stacked ICs Sandeep Kumar Samal, Yarui Peng, Yang Zhang, Sung Kyu Lim Georgia Institute of Technology	Low Power Design Automation Session Chair: Yongpan Liu (Tsinghua University), co-chair: Guoqing Chen (AMD Research China Lab) 1B.1 Automated Checkpointing for Enabling Intensive Applications on Energy Harvesting Devices Azalia Mirhoseini, Ebrahim Songhori, Farinaz Koushanfar Rice University 1B.2 SIMES: A Simulator for Hybrid Electrical Energy Storage Systems Siyu Yue¹, Di Zhu¹, Yanzhi Wang¹, Younghyun Kim², Naehyuck Chang², Massoud Pedram¹ ¹University of Southern California, ²Seoul National University 1B.3 Power Mapping and Modeling of Multi-core Processors Kapil Dev, Abdullah Nowroz, Sherief Reda Brown University 1B.4 Early Detection of Current HotSpots in Power Gated Designs Dipanjan Sengupta¹, Erhan Ergin², Andreas Veneris¹ ¹University of Toronto, ²Advanced Micro Devices
Session 2
1330-1445	SRAM and Emerging Memory Session Co-chairs: Srini Sridhara (TI), Sean Lee (TSMC Taiwan) 2A.1 A 40nm 0.32V 3.5MHz 11T Single-Ended Bit-Interleaving Subthreshold SRAM with Data-Aware Write-Assist Yi-Wei Chiu, Yu-Hao Hu, Ming-Hsien Tu, Jun-Kai Zhao, Shyh-Jye Jou, Ching-Te Chuang National Chiao Tung University 2A.2 SRAM Cell Optimization for low AVT Transistors Lawrence Clark, Samuel Leshner, George Tien SuVolta Inc. 2A.3 Multi-level Magnetic RAM Using Domain Wall Shift for Energy Efficient, High Density Caches Mrigank Sharad, Rangharajan Venkatesan, Anand Raghunathan, Kaushik Roy Purdue University	Energy-Aware Task Scheduling and DVFS Session: Massimo Poncino (Politecnico di Torino), co-chair: Junli Gu (AMD Research China Lab) 2B.1 A Framework of Concurrent Task Scheduling and Dynamic Voltage and Frequency Scaling in Real-Time Embedded Systems with Energy Harvesting Xue Lin¹, Yanzhi Wang¹, Siyu Yue¹, Naehyuck Chang², Massoud Pedram¹ ¹University of Southern California, ²Seoul National University 2B.2 Energy Minimization for Fault Tolerant Real-Time Applications on Multiprocessor Platforms Using Checkpointing Qiushi Han, Ming Fan, Gang Quan Florida International University 2B.3 Characterizing and Evaluating Voltage Noise in Multi-Core Near-Threshold Processors Xuan Zhang, Tao Tong, Svilen Kanev, Saekyu Lee, Gu-Yeon Wei, David Brooks Harvard University
Session 3
1515-1630	Renewable Energy and Storage Management Session Chair: Tohru Ishihara (Kyoto University), co-chair: Guangyu Sun (Peking University) 3A.1 Maximum Power Transfer Tracking in a Solar USB Charger for Smartphones Sangyoung Park¹, Bumkyu Koh¹, Yanzhi Wang², Jaemin Kim¹, Younghyun Kim¹, Massoud Pedram², Naehyuck Chang¹ ¹Seoul National University, ²University of Southern California 3A.2 A Statistical Model of Cell-to-Cell Variation in Li-Ion Batteries for System-Level Design Donghwa Shin¹, Massimo Poncino¹, Enrico Macii¹, Naehyuck Chang² ¹Politecnico di Torino, ²Seoul National University 3A.3 Chameleon: Adapting Throughput Server to Time-Varying Green Power Budget Using Online Learning Chao Li¹, Rui Wang², Nilanjan Goswami¹, Xian Li², Tao Li¹, Depei Qian² ¹University of Florida, ²Beihang University	Software Power Analysis and Optimization for Mobile Devices Yiran Chen (Univ. of Pittsburgh), co-chair: Yao Guo (Peking University) 3B.1 Content-Driven Adaptive Computation Offloading for Energy-Aware Hybrid Distributed Video Coding Muhammad Shafique, Muhammad Usman Karim Khan, Jörg Henkel KIT-Karlsruhe Institute of Technology 3B.2 Update Rate Tradeoffs for Improving Online Power Modeling in Smartphones Frank Maker, Rajeevan Amirtharajah, Venkatesh Akella University of California, Davis 3B.3 Power Estimation for Mobile Applications with Profile-Driven Battery Traces Chengke Wang, Fengrun Yan, Yao Guo, Xiangqun Chen Peking University
Session 4
1645-1800	Special Session: Industry Presentations Session Co-Chairs: Yuan Xie (AMD) and Tanay Karnik (Intel) 4A.1 Breaking the Boundary for Whole-System Performance Optimization of Big Data Yan Li¹, Kun Wang¹, Qi Guo¹, Xin Li¹, Xiaochen Zhang², Guancheng Chen¹, Tao Liu¹, Jian Li³ ¹IBM Research China, ²City University of New York, ³IBM Research Austin 4A.2 Low-Power Networks-on-Chip: Progress and Remaining Challenges Mark Buckler¹, Wayne Burleson^{1, 2}, Greg Sadowski¹ ¹AMD Research, ²University of Massachusetts 4A.3 Low Power Practices in Backend Design Chunsheng Liu Huawei	Embedded Tutorial: Beyond Charge-Based Computing Arijit Raychowdhury¹, Kaushik Roy² ¹Georgia Insitute of Technology, ²Purdue University
Industry Reception
1800-2000	Industry Reception and Cocktail Hour TBD

Thursday, Sept 5, 2013

Keynote 2
0830-0930	Advanced Technology for Greener Application Yongjoo Jeon, Samsung Electronics, Director, Foundry Marketing, System LSI Division
Session 5
1000-1140	Would Emerging Technologies Revolutionize How We Achieve Low Power? Session Chair: Deming Chen (UIUC) 5A.1 Semiconductor Spintronics: Switching Spins at Low Voltage Gian Salis IBM Research 5A.2 Carbon Nanotube Imperfection-Immune Digital VLSI Subhasish Mitra Stanford University 5A.3 Steep Switching Tunnel FET: A Promise to Extend the Energy Efficient Roadmap for Post-CMOS Digital and Analog/RF Applications Huichu Liu, Suman Datta, Vijaykrishnan Narayanan Pennsylvania State University 5A.4 Graphene Nano-Ribbon Field-Effect Transistors as Future Low-Power Devices Deming Chen¹, Ying-Yu Chen¹, Amit Sangai¹, Morteza Gholipour^{1, 2} ¹University of Illinois at Urbana-Champaign, ²University of Teheran	Analog and Mixed Signal Circuits Session Chair: Lei Wang (Univ. of Connecticut), co-chair: Haibo Wang (Southern Illinois University) 5B.1 Tunnel FET-based Ultra-Low Power, High-Sensitivity UHF RFID Rectifier Huichu Liu, Ramesh Vaddi, Suman Datta, Vijaykrishnan Narayanan The Pennsylvania State University 5B.2 An Energy-efficient 5-MHz to 20-MHz, 12-bit Reconfigurable Continuous-time Sigma-delta Modulator for 4G-LTE Application Jing Li¹, Ruiyuan Zhu¹, Ting Yi¹, Bill Liu², Zhiliang Hong¹ ¹Fudan University, ²Analog Device (Shanghai) 5B.3 Switched-Capacitor Boost Converter Design and Modeling for Indoor Optical Energy Harvesting with Integrated Photodiodes Stanley Hsu, Erin Fong, Vipul Jain, Travis Kleeburg, Rajeevan Amirtharajah University of California, Davis 5B.4 A Practical Low-Power Memristor-based Analog Neural Branch Predictor Jianxing Wang¹, Yenni Tim¹, Weng-Fai Wong¹, Hai (Helen) Li² ¹National University of Singapore, ²University of Pittsburgh
Session 6
1330-1445	Timing Enhancement from Circuits to Architecture Session Co-Chairs: Wayne Burleson (UMass/AMD), Will Luo (TI) 6A.1 Minimum Supply Voltage for Sequential Logic Circuits in a 22nm Technology Chia-Hsiang Chen¹, Keith Bowman², Charles Augustine², Zhengya Zhang¹, Jim Tschanz² ¹University of Michigan, ²Intel 6A.2 REEL: Reducing Effective Execution Latency of Floating Point Operations Vignyan Reddy Kothinti Naresh¹, Syed Zohaib Gilani¹, Erika Gunadi¹, Nam Sung Kim¹, Michael J Schulte², Mikko H Lipasti¹ ¹University of Wisconsin Madison, ²AMD 6A.3 Single-Cycle, Pulse-Shaped Critical Path Monitor in the Power7+ Microprocessor Alan Drake¹, Michael Floyd², Richard Williaman², Derek Hathaway², Joshua Hernandez², Crystal Soja³, Marshall Tiner², Gary Carpenter¹, Robert Senger¹ ¹IBM Research, ²IBM Systems and Technology Group, ³Continuum IO	Energy Efficient Branch Prediction, Pipeline, and DRAM Session Co-Chairs: Xiaoyao Liang (Shanghai Jiaotong Univ), Sungjoo Yoo (POSTECH) 6B.1 A Pipeline Architecture with 1-Cycle Timing Error Correction for Low Voltage Operations Insup Shin¹, Jae-Joon Kim², Yu-Shiang Lin³, Youngsoo Shin¹ ¹KAIST, ²POSTECH, ³IBM T. J. Watson Research Center 6B.2 Coordinated Refresh: Energy Efficient Techniques for DRAM Refresh Scheduling Ishwar Bhati¹, Zeshan Chishti², Bruce Jacob¹ ¹University of Maryland, ²Intel 6B.3 An Energy-efficient Branch Prediction Technique via Global-history Noise Reduction Zichao Xie, Dong Tong, Xu Cheng Microprocessor Research & Development Center, Peking University, China
Session 7
1515-1630	Performance and Power Efficient Nonvolatile Memories Session Co-Chairs: Guangyu Sun (Peking Univ), Jae-Joon Kim (POSTECH) 7A.1 WoM-SET: Low Power Proactive-SET-based PCM Write using WoM Code Xianwei Zhang¹, Lei Jiang², Youtao Zhang¹, Chuanjun Zhang³, Jun Yang² ¹Department of Computer Science, ²University of Pittsburgh, ³Electrical and Computer Engineering Department, ⁴University of Pittsburgh, ⁵Intel Labs 7A.2 Write Intensity Prediction for Energy-Efficient Non-Volatile Caches Junwhan Ahn¹, Sungjoo Yoo², Kiyoung Choi¹ ¹Seoul National University, ²POSTECH 7A.3 Variable-Energy Write STT-RAM Architecture with Bit-Wise Write-Completion Monitoring Tianhao Zheng, Jaeyoung Park, Michael Orshansky, Mattan Erez University of Texas at Austin	Special Session: Energy Efficient Computing Paradigm above the Horizontal Line Session Co-Chairs: Yu Wang (Tsinghua Univ), Huazhong Yang (Tsinghua University) 7B.1 Associative Processing with Coupled Oscillators Steven P. Levitan¹, Yan Fang¹, John A. Carpenter¹, Chet N. Gnegy¹, Natalie S. Janosik¹, Soyo Awosika-Olumo¹, Donald M. Chiarulli¹, Gyorgy Csaba², Wolfgang Porod² ¹University of Pittsburgh, ²Notre Dame University 7B.2 TFET-based Cellular Neural Network Architectures Indranil Palit, X. Sharon Hu, Joseph Nahas, Michael Niemier University of Notre Dame 7B.3 Memristor-based Approximated Computation Boxun Li¹, Yi Shan¹, Miao Hu², Yu Wang¹, Yiran Chen², Huazhong Yang¹ ¹Tsinghua University, ²University of Pittsburgh
Session 8
1645-1800	Design Contest Session Co-Chairs: Yiran Chen (Univ. of Pittsburgh), Mingsoo Seok (Columbia University) A 20uW 10Mhz Relaxation Oscillator with Adaptive Bias and Fast Self-Calibration in 40nm CMOS for Micro-Aerial Robotics Application Xuan Zhang, David Brooks, Gu-Yeon Wei Harvard University An Adaptive PLL in 32nm SOI for Optimal Processor Power and Performance under Resonant Supply Noise Bongjin Kim, Weichao Xu, Chris H. Kim University of Minnesota An Energy Efficient Fully Integrated OOK Transceiver SoC for Wireless Body Area Networks Bo Zhao, Yinan Sun, Wei Zou, Yongpan Liu, Pengpeng Chen, Huazhong Yang Tsinghua University Energy Harvesting for Remote-Monitoring Cathodic Protection Systems Sehwan Kim^1,2, Pai H. Chou¹ ¹University of California, Irvine and ²Dankook University	Poster Session Page Policy Control with Memory Partitioning for DRAM Performance and Power Efficiency Mingli Xie, Dong Tong, Yi Feng, Kan Huang, Xu Cheng Peking University Exploring Synergistic DVFS Control of Cores and DRAMs for Thermal Efficiency in CMPs with 3D-stacked DRAMs Ping-Sheng Lin¹, Yi-Jung Chen², Chia-Lin Yang¹, Yi-Chang Lu¹ ¹National Taiwan University, ²National Chi Nan University Composable Accelerator-rich Microprocessor Enhanced for Adaptivity and Longevity Jason Cong, Mohammad Ali Ghodrat, Michael Gill, Beayna Grigorian, Hui Huang, Glenn Reinman UCLA Platform-Dependent, Leakage-Aware Control of the Driving Current of Embedded Thermoelectric Coolers Mohammad Javad Dousti, Massoud Pedram University of Southern California Understanding the Critical Path in Power State Transition Latencies Sam (Likun) Xi, Marisabel Guevara, Jared Nelson, Patrick Pensabene, Benjamin Lee Duke University Robustness-Driven Energy-Efficient Ultra-Low Voltage Standard Cell Design with Intra-Cell Mixed-Vt Methodology Wenfeng Zhao, Yajun Ha, Chin Hau Hoo, Anastacia B. Alvarez National University of Singapore An Ultralow-power Memory-based Big-data Computing Platform by Nonvolatile Domain-wall Nanowire Devices Yuhao Wang, Hao Yu Nanyang Technological University Energy-Efficient Pass-Transistor-Logic Using Decision Feedback Equalization Zafar Takhirov, Bobak Nazer, Ajay Joshi Boston University PreTrans: Reducing TLB CAM-Search via Page Number Prediction and Speculative Pre-Translation Jiachen Xue, Mithuna Thottethodi Purdue University A Hybrid Display Frame Buffer Architecture for Energy-Efficient Display Subsystem Kyungtae Han, Alexander Min, Nithyananda Jeganathan, Paul Diefenbaugh Intel An Analytical Solution for Multi-Core Energy Calculation with Consideration of Leakage and Temperature Dependency Ming Fan, Vivek Chaturvedi, Shi Sha, Gang Quan Florida International University A Biomass-based Marine Sediment Energy Harvesting System Guoxian Huang, Ridvan Umaz, Udayarka Karra, Baikun Li, Lei Wang University of Connecticut An Automated Framework for Generating Variable-Accuracy Battery Models from Datasheet Information Massimo Petricca, Donghwa Shin, Alberto Bocca, Alberto Macii, Enrico Macii, Massimo Poncino Politecnico di Torino A Novel Envelope Edge Detector for Ultra-low Power Sensor Wake-up Circuit Yao Wang¹, Haibo Wang², Guangjun Wen¹ ¹University of Electronic Science and Technology of China, ²Southern Illinois University ESPN: A Case for Energy-Star Photonic on-chip Network Zhongqi Li and Tao Li¹ ¹Qualcomm Inc., ²University of Florida Rethinking DC-DC Converter Design Constraints for Adaptable Systems that Target the Minimum-Energy Point Matthew J. Turnquist¹, Markus Hiienkari¹, Jani Mäkipää², Hanh-Phuc Le³, Lauri Koskinen¹ ¹Aalto University, ²VTT Technical Research Centre of Finland, ³Berkeley Wireless Research Center Energy Characterization and Instruction-Level Energy Model of Intel’s Xeon Phi Processor Yakun Sophia Shao, David Brooks Harvard University Quantifying Acceleration: Power/Performance Tradeoffs of Application Kernels in Hardware Brandon Reagen, Sophia Shao, Gu-Yeon Wei, David Brooks Harvard University Understanding Query Complexity and its Implications for Energy-Efficient Web Search Emily Bragg¹, Marisabel Guevara², Benjamin Lee² ¹Georgia Institute of Technology, ²Duke University Litho-Aware and Low Power Design of a Secure Current-Based Physically Unclonable Function Raghavan Kumar, Wayne Burleson University of Massachusetts Amherst A Low Power ECG Acquisition System Implemented with a Fully Integrated Analog Front-End Yayu Cheng, Jun Wang, Meiying Wen, Ye Li Shenzhen Institutes of Advanced Technology, Chinese Academy of Sciences Hardware Acceleration for Similarity Measurement in Natural Language Processing Prateek Tandon¹, Jichuan Chang², Ronald Dreslinski¹, Vahed Qazvinian¹, Parthasarathy Ranganathan², Thomas Wenisch¹ ¹University of Michigan, ²HP Labs vCap: Adaptive Power Capping for Virtualized Servers Can Hankendi¹, Sherief Reda¹, Ayse Coskun² ¹Boston University, ²Brown University Power Reduction by Aggressive Synthesis Design Space Exploration Matthew Ziegler, George Gristede, Victor Zyuban IBM
Event
1800-2100	Social Event Banquet at Ting Li Guan, Awards Presentation

Friday, Sept 6, 2013

Keynote 3
0845-0945	Holistic Approach to Low-Power System Design Cheng-Wen Wu, Vice President and General Director of ICL, Industrial Technology Research Institute (ITRI); and Tsing Hua Chair Professor, National Tsing Hua University, Taiwan
Session 9
1000-1205	Low Voltage Techniques Session Co-Chairs: Matt Ziegler (IBM), Jae-Joon Kim (POSTECH) 9A.1 (Invited) Challenges on Designing Electrostatic Discharge Protection Solutions for Low-Power Electronics Juin J. Liou University of Central Florida 9A.2 (Invited) Heterogeneous Integration of Nano Enabling Devices for 3D ICs Albert Wang¹, Li Wang¹, Rui Ma¹, Chen Zhang¹, Zongyu Dong¹, Xin Wang², Zitao Shi³, Jian Liu⁴, Lin Lin⁵, Hui Zhao³, Fei Lu¹, Qiang Fang⁶, Chen Yang⁷, Jin Zhan⁸, Tianling Ren⁹, Xinxin Li⁸, Ru Huang¹⁰ ¹University of California, ²Riverside, ³OmniVision Technologies, ⁴Marvell Semiconductor, ⁵RFMD, ⁶IBM Microelectronics, ⁷Broadcom, ⁸University of California, ⁹Berkeley, ¹⁰SIMIT, ¹¹Tsinghua University, ¹²Peking University 9A.3 Impact of Back Gate Biasing Schemes on Energy and Robustness of ULV Logic in 28nm UTBB FDSOI Technology Guerric de Streel, David Bol Université catholique de Louvain, ICTEAM 9A.4 Low-Voltage Low-Overhead Asynchronous Logic Akshay Sridharan, Carl Sechen, Roozbeh Jafari University of Texas at Dallas 9A.5 Robust and Energy-Efficient Asynchronous Dynamic Pipelines for Ultra-Low-Voltage Operation Using Adaptive Keeper Control Yu Chen, Mingoo Seok, Steven M. Nowick Columbia University	Hardware Support for Power Management Session Co-Chairs: Naehyuck Chang (Seoul National University), Eric Liang (Peking University) 9B.1 (Invited) SimICT: A Fast and Flexible Framework for Performance and Power Evaluation of Large-Scale Architecture Dongrui Fan, Xiaochun Ye, Ninghui Sun Institute of Computing, Chinese Academy of Science 9B.2 Energy-Efficient Computing Using Adaptive Table Lookup Based on Nonvolatile Memories Jason Cong, Milos Ercegovac, Muhuan Huang, Sen Li, Bingjun Xiao UCLA 9B.3 Active SSD Design for Energy-efficiency Improvement of Web-scale Data Analysis Jian Ouyang¹, Shiding Lin¹, Zhenyu Hou¹, Peng Wang², Yong Wang¹, Guangyu Sun² ¹Baidu Corp., ²Peking University 9B.4 Digital Bimodal Function: An Ultra-Low Energy Security Primitive Teng Xu, James B. Wendt, Miodrag Potkonjak UCLA
Lunch
1215-1400	Lunch TBD

Conference

Author

For Committee Only

TPC Meeting Information

Design Contest

Dates

Submission site to open	Mar. 01
Abstract Registration	Mar. 22
Paper Submission	Mar. 29
Accept/Reject Notification	May 20
Design Contest Deadline	Jun. 12
Camera-ready and Author Registration	Jun. 27
Advance Registration Deadline	Aug. 1
Hotel Resevation Deadline	Aug. 8
Conference	Sep. 4 to Sep. 6

* Intel and the Intel logo are trademarks of Intel Corporation in the Unites States and other countries.