

International Symposium on Low Power Electronics and Design

Rome, July 22-24 2015

IEEE

ACM

ISLPED

2015 Conference Program

Cloister of San Pietro in Vincoli,
Rome, Italy

Message from the General Chairs

On behalf of the Organizing Committee, it is our pleasure to welcome you to the 20th IEEE/ACM International Symposium on Low Power Electronics and Design, 2015, (ISLPED'15), held in Rome, Italy, on July 22-24, 2015. 20 years ago, a group of visionaries noted the avid interest in low-power design in many different disciplines and recognized the need to bring these diverse groups together with the goal of information sharing, and ISLPED was born. In this year's program, we mark the 20th anniversary of this conference with special awards, a new Industry Reception dinner, and a Founders' Panel.

ISLPED'15 is hosted by Sapienza University of Rome at the Cloister of San Pietro in Vincoli (Saint Peter in Chains), a five-century-old building in the middle of the historical center of the "eternal city", at walking distance from the Colosseum. The 2700-year history of Rome has made the city a unique place in the world for richness of artistic, cultural, historical, and religious treasures. Yet, Rome is also a modern city where more than 3 million people work every day in almost all fields of commerce and industry. Sapienza University of Rome is one of the three public universities in the city and is the largest university in Europe in terms of number of students.

ISLPED (Web: www.islped.org, Twitter: @islped) continues to be the premier forum for the presentation of latest advances in all aspects of low-power design and technologies, ranging from process and circuit technologies, simulation and synthesis tools, to system-level design and software optimization. This year we continue the tradition of gathering top-level contributions from the low-power design community, with renewed emphasis on relations with industry. The Technical Program, led by Co-Chairs Vijay Raghunathan (Purdue University) and Ruchir Puri (IBM), includes a new "Industry Perspective" track with dedicated Co-Chairs Edith Beigne (CEA-LETI) and Jurgen Karmann (Infineon). Many thanks to the Technical Program Committee composed of leading researchers in low-power design, who have generously volunteered their time for the review process of the submitted articles. Following the ISLPED tradition, the conference includes the Low Power Design Contest, chaired by Alberto Macii (Politecnico di Torino) and Hiroki Matsutani (Keio University), where students can showcase hands-on-designs targeted to solve practical problems.

Industry Liaison Co-Chairs, John Biggs (ARM) and David Garrett (Broadcom), have done an outstanding job in raising strong industry support. This year, ISLPED sponsoring team has reached the outstanding number of 9 industrial sponsors among the world's most representative companies in electronics and CAD: ARM, Intel, MunEDA, and Synopsys (Gold Sponsors); IBM, Cadence, Micron, NanoTera, and NXP (Silver sponsors); and the 2 academic sponsors Sapienza University of Rome (Gold) and University of Bologna (Silver).

The ISLPED'15 Organizing Committee has been working hard to offer you a top-class conference experience. Alessandro Trifiletti, Local Arrangement Chair, has prepared this year's very special venue and the dinner events. We thank Yu Wang for serving as Treasurer, Theo Theocharides as Web Chair, Deming Chen, Baris Taskin, and Andreas Burg as Publicity Co-Chairs, Paul Wesling as Publication Chair, and finally the Local Staff team who helped in many ways. We are also grateful to the Executive Committee, chaired by Massoud Pedram (USC), for their guidance.

ISLPED'15 is co-sponsored by IEEE-CAS and ACM-SIGDA, with technical support from the IEEE-SSCS, from Sapienza Univ. Digital Circuits and Systems Group, and from EvoElectronics.

We truly hope that you enjoy the excellent ISLPED'15 program and have a pleasant, fascinating and unique experience in Rome.



Luca Benini
Univ. of Bologna, Italy;
ETH Zurich, Switzerland.



Renu Mehra
Synopsys,
San Francisco, CA



Mauro Olivieri
Sapienza University of
Rome, Italy.

Message from the Program Chairs

It is our great pleasure to welcome you to the 2015 ACM/IEEE International Symposium on Low Power Electronics and Design – ISLPED’15, in the “eternal city” of Rome, Italy. This year’s symposium continues its two decade long tradition of being the premier forum for presentation of research results and industrial experience reports on leading-edge issues in low power design. ISLPED has always been unique in the sense that it brings together researchers and practitioners interested in various aspects of low power design at a single venue and provides them an opportunity to share their perspectives with each other.

This year, the call for papers attracted 198 submissions from Asia, Africa, Europe, and North & South America, including several submissions to the new “Industrial Perspectives” track that was introduced this year. Of these, the Technical Program Committee (TPC) accepted a total of 61 papers with 39 full-length presentations and 22 poster presentations. The accepted papers cover a variety of low-power topics in technologies, circuits, logic & architecture, CAD tools & methodologies, systems & platforms, and software & applications.

In addition to the research papers, this year’s technical program also features:

- Three exciting Keynote Speeches by Prof. Alberto Sangiovanni-Vincentelli from the University of California, Berkeley, Dr. Jose Pineda de Gyvez from NXP Semiconductors, and Prof. Naresh Shanbhag from the University of Illinois, Urbana Champaign.
- Four Invited Plenary Talks on a variety of emerging low-power topics, ranging from implantable medical devices to power management in server-class processors.
- An evening founders’ panel to mark the 20th anniversary of ISLPED and reflect on the road ahead.
- Winning entries from the low power design contest, ably conducted by our design contest co-chairs.

We hope that the above events will complement our main program by providing you with a broader perspective of state-of-the-art in low power design as well as give you valuable insights into future trends.

Putting together a rich and strong technical program would not have been possible without the help of a large number of people. We are thankful to all the authors for a stellar set of submissions. We are indebted to our outstanding TPC members, who worked for weeks reviewing and selecting the papers that appear in the program, and providing constructive and careful feedback to authors. Our many thanks go to the ISLPED 2015 organizing committee, led by the general co-chairs, who made everything work like clockwork. Finally, thanks to the attendees of ISLPED 2015 for your continued patronage and participation, which is what makes our conference such a fertile venue for the exchange of cutting-edge ideas in low power design.

We hope you have a very enjoyable and intellectually stimulating ISLPED 2015 and also find some time to soak in the unforgettable sights of this ancient, beautiful, and unique city!



Ruchir Puri
IBM Research, USA



Vijay Raghunathan
Purdue University, USA

Program at a Glance: Wednesday, July 22

8:00-8:30	Conference Registration	
8:30-9:00	Welcome Address: Room 1	
9:00-10:00	Keynote 1: Room 1	
	Let's Get Physical: Adding Physical Dimensions to Cyber Systems <i>Alberto Sangiovanni-Vincentelli, University of California, Berkeley</i>	
10:00-10:30	Coffee Break: Cloister	
10:30-12:30	Session 1: Room 1	Session 2: Cloister Room
	Emerging Technologies for Energy Efficiency	Thermal Management and Cooling
12:30-1:30	Lunch: Cloister	
1:30-3:00	Invited Plenary Session: Room 1	
3:00-4:00	Coffee Break with Posters: Cloister	
4:00-6:00	Session 3: Room 1	Session 4: Cloister Room
	Low Power Memory Organization	Approximate Computing and Neuromorphic Architectures
6:30 -	Industry Cocktail Reception, followed by Awards Ceremony (starting at 7pm), and Industry Reception Dinner (Cloister)	

Program at a Glance: Thursday, July 23

8:30-9:30	Keynote 2: Room 1	
	Opportunities in System Power Management for High Performance Mixed Signal Platforms <i>Jose Pineda de Gyvez, NXP Semiconductors</i>	
9:30-10:00	Coffee Break: Cloister	
10:00-12:00	Session 5: Room 1	Session 6: Cloister Room
	Energy Efficient On-Chip Communication	Low Power Techniques for Robust and Secure Design; Design Contest Winners
12:00-1:30	Lunch: Cloister	

1:30-3:00	Invited Plenary Session: Room 1	
3:00-3:30	Coffee Break: Cloister	
3:30-5:30	Session 7: Room 1	Session 8: Cloister Room
	Optimizing Power Supply and Delivery	Low Power Software and Systems
5:45-7:00	Special Evening Panel: Room 1	
	"20 Years of ISLPED – Past, Present, and Future"	
7:30 -	2015 ISLPED Banquet and Dinner	

Program at a Glance: Friday, July 24

8:30 - 9:30	Keynote 3: Room 1	
	Statistical Information Processing: Computing for the Nanoscale Era <i>Naresh Shanbhag, University of Illinois at Urbana Champaign</i>	
9:30-10:15	Coffee Break with Posters: Cloister	
10:15-12:15	Session 9: Room 1	Session 10: Cloister Room
	Efficient Power Modeling, Estimation, and Optimization	Dynamic Adaptation Techniques for Energy Efficiency

Detailed Program: Wednesday, July 22

8:00 - 8:30	Conference Registration	
8:30 - 9:00	Welcome by General Co-Chairs and Technical Program Co-Chairs and presentation of the IEEE CASS C.A. Desoer Technical Achievement Award (Room 1)	
9:00 - 10:00	Keynote 1: "Let's Get Physical: Adding Physical Dimensions to Cyber Systems," <i>Alberto Sangiovanni-Vincentelli, University of California, Berkeley (Room 1)</i> <i>Session Chair: Luca Benini, ETH Zurich and University of Bologna</i>	
10:00 - 10:30	Coffee Break (Cloister)	
10:30 - 12:30	Session 1: Emerging Technologies for Energy Efficiency (Room 1) <i>Session Chair: Saibal Mukhopadhyay, Georgia Tech.</i>	Session 2: Thermal Management and Cooling (Cloister Room) <i>Session Chair: Jiang Hu, Texas A&M University</i>
	<p>1.1. COAST: Correlated Material Assisted STT MRAMs for Optimized Read Operation <i>Ahmedullah Aziz, Nikhil Shukla, Suman Datta, and Sumeet Gupta Pennsylvania State University</i></p> <p>1.2. A Novel Slope Detection Technique for Robust STTRAM Sensing <i>Syedhamidreza Motaman¹, Swaroop Ghosh¹, and Jaydeep Kulkarni²</i> <i>¹University of South Florida, ²Intel</i></p> <p>1.3. Optimizing Boolean Embedding Matrix for Compressive Sensing in RRAM Crossbar <i>Yuhao Wang¹, Xin Li¹, Hao Yu¹, Leibin Ni¹, Wei Yang², Chuliang Weng², and Junfeng Zhao²</i> <i>¹Nanyang Technological University, ²Huawei Technologies Co., Ltd</i></p> <p>1.4. Fine-Grained Write Scheduling for PCM Performance Improvement under Write Power Budget</p>	<p>2.1. A Simulation Framework for Rapid Prototyping and Evaluation of Thermal Mitigation Techniques in Many-Core Architectures (Industry Perspectives) <i>Tanguy Sassolas¹, Chiara Sandionigi², Alexandre Guerre¹, Julien Mottin³, Pascal Vivet³, Hela Boussetta⁴, and Nicolas Peltier⁴</i> <i>¹CEA LIST, ²CEA, ³CEA LETI, ⁴Docea Power</i></p> <p>2.2. Making Sense of Thermoelectrics for Processor Thermal Management and Energy Harvesting <i>Sriram Jayakumar and Sherief Reda Brown University</i></p> <p>2.3. Adaptive Sprinting: How to Get the Most Out of Phase Change Based Passive Cooling <i>Fulya Kaplan and Ayse Coskun Boston University</i></p> <p>2.4. Experimental Characterization</p>

	<p>Chun-Hao Lai¹, Shun-Chih Yu¹, Chia-Lin Yang¹, and Hsiang-Pang Li² ¹National Taiwan University, ²MXIC Corp</p>	<p>of In-Package Microfluidic Cooling on a System-On-Chip (Best Paper Nominee) Wen Yueh, Zhimin Wan, Yogendra Joshi, Saibal Mukhopadhyay Georgia Institute of Technology</p>
12:30 - 1:30	Lunch (Cloister)	
1:30 - 3:00	Invited Plenary Talks (Room 1) <i>Session Chair: Vijay Raghunathan (Purdue University)</i>	
	<p>I-1. Power Management in the Intel Xeon E5 v3 Ankush Varma, Bill Bowhill, Jason Crop, Corey Gough, Brian Griffith, Dan Kingsley, and Krishna Sistla, Intel Inc.</p> <p>I-2. Resonant Clock Designs on the IBM POWER8 and z13 Processors from 2 to 5 GHz Phillip Restle, IBM Research</p>	
3:00 - 4:00	Coffee Break with Posters (Cloister)	
4:00 - 6:00	Session 3: Low Power Memory Organization (Room 1) <i>Session Chair: David Garrett, Broadcom Inc.</i>	Session 4: Approximate Computing and Neuromorphic Architectures (Cloister Room) <i>Session Chair: Francesca Palumbo, University of Sassari</i>
	<p>3.1. Reducing Dynamic Energy of Set-Associative L1 Instruction Cache by Early Tag Lookup (Best Paper Nominee) Wei Zhang, Hang Zhang, and John Lach University of Virginia</p>	<p>4.1. Design of Fine-grained Sequential Approximate Circuits using Probability-aware Fault Emulation David May and Walter Stechele Technische Universität München</p>
	<p>3.2. Bank Stealing For Conflict Mitigation in GPGPU Register File Naifeng Jing, Shuang Chen, Shunning Jiang, Li Jiang, Chao Li, and Xiaoyao Liang Shanghai Jiao Tong University</p> <p>3.3. Leveraging Emerging Nonvolatile Memory in High-Level Synthesis with Loop Transformations Shuangchen Li¹, Ang Li², Yuan Zhe², Yongpan Liu², Peng Li³, Guangyu Sun⁴,</p>	<p>4.2. Hybrid Approximate Multiplier Architectures for Improved Power-Accuracy Trade-offs Georgios Zervakis, Sotirios Xydis, Kostas Tsoumanis, Dimitrios Soudris, and Kiamal Pekmestzi National Technical University of Athens (NTUA)</p> <p>4.3. A Power-Aware Digital Feedforward Neural Network Platform with Backpropagation</p>

	<p><i>Yu Wang², Huazhong Yang², and Yuan Xie¹</i> ¹University of California, Santa Barbara, ²Tsinghua University, ³University of California, Los Angeles, ⁴Perking University</p> <p>3.4. Enabling Energy Efficient Hybrid Memory Cube Systems with Erasure Codes <i>Shibo Wang, Yanwei Song, Mahdi Bojnordi, and Engin Ipek</i> <i>University of Rochester</i></p>	<p>Driven Approximate Synapses <i>Jaeha Kung, Duckhwan Kim, and Saibal Mukhopadhyay</i> <i>Georgia Institute of Technology</i></p> <p>4.4. A Neuromorphic Neural Spike Clustering Processor for Deep-Brain Sensing and Stimulation Systems <i>Beinuo Zhang¹, Zhewei Jiang¹, Qi Wang¹, Jae-sun Seo², Mingoo Seok¹</i> ¹Columbia University, ²Arizona State University</p>
6:30 -	<p>Industry Cocktail Reception, followed by Awards Ceremony (please note that the awards ceremony will start at 7pm), and Industry Reception Dinner (Cloister)</p>	

Detailed Program: Thursday, July 23

8:30 - 9:30	<p>Keynote 2: “Opportunities in System Power Management for High Performance Mixed Signal Platforms,” <i>Jose Pineda de Gyvez, NXP Semiconductors (Room 1)</i> <i>Session Chair: Mauro Olivieri, Sapienza University of Rome</i></p>	
9:30 - 10:00	<p>Coffee Break (Cloister)</p>	
10:00 - 12:00	<p>Session 5: Energy Efficient On-Chip Communication (Room 1) <i>Session Chair: Chia-Lin Yang, National Taiwan University</i></p>	<p>Session 6: Low Power Techniques for Robust and Secure Design; Design Contest Winners (Cloister Room) <i>Session Chair: Andrea Bartolini, ETH Zurich</i></p>
	<p>5.1. High-Efficiency Crossbar Switches using Capacitively Coupled Signaling <i>Cagla Cakir¹, Ron Ho², Jon Lexau³, and Ken Mai¹</i> ¹Carnegie Mellon University, ²Altera Corp., ³Oracle Labs</p> <p>5.2. Tackling Voltage Emergencies in NoC Through Timing Error Resilience <i>Rajesh Jayashankara Shridevi, Dean Michael Ancajas, Koushik Chakraborty,</i></p>	<p>6.1. Collaborative Gate Implementation Selection and Adaptivity Assignment for Robust Combinational Circuits <i>Hao He, Jiafan Wang, and Jiang Hu</i> <i>Texas A&M University</i></p> <p>6.2. Analysis of Adaptive Clocking Technique for Resonant Supply Voltage Noise Mitigation (Best Paper Nominee) <i>Paul Whatmough¹, Shidhartha Das², and David Bull²</i> ¹Harvard University,</p>

	<p>and Sanghamitra Roy Utah State University</p> <p>5.3. An Energy Efficient and Low Cross-talk CMOS Sub-THz I/O with Surface-wave Modulator and Interconnect Yuan Liang¹, Hao Yu¹, Junfeng Zhao², Wei Yang², and Yuangang Wang² ¹Nanyang Technological University, ²Huawei Technologies Co., Ltd.</p> <p>5.4. A Compact Low-Power eDRAM-based NoC Buffer Cheng Li and Paul Ampadu University of Rochester</p>	<p>²ARM Ltd.</p> <p>6.3. Exploring Power Attack Protection of Resource Constrained Encryption Engines using Integrated Low-Drop-Out Regulators Arvind Singh, Monodeep Kar, Jong Hwan Ko, and Saibal Mukhopadhyay Georgia Institute of Technology</p> <p>6.4. (15 min.) <i>Design Contest Winner</i>: A 2.89-μW Clockless Fully-Integrated Wireless ECG SoC for Wearable Sensors Xiaoyang Zhang, Zhe Zhang, Yongfu Li, Changrong Liu, Yong Xin Guo, and Yong Lian National University of Singapore</p> <p>6.5. (15 min.) <i>Design Contest Winner</i>: Low Power Detection of Sternocleidomastoid Muscle Contraction for Asthma Assessment and Control Jun Luan and Pai Chou University of California, Irvine</p>
12:00 - 1:30	Lunch (Cloister)	
1:30 - 3:00	Invited Plenary Talks (Room 1) Session Chair: Ruchir Puri (IBM Research)	
	<p>I-3. Energy Challenges in Smart Systems Design Enrico Macii and Massimo Poncino, Politecnico di Torino Michelangelo Grosso, ST-POLITO SCARL (STMICROELECTRONICS GROUP)</p> <p>I-4. Wireless Power Transfer for Implantable Medical Devices Pedro Irazoqui, Purdue University</p>	
3:00 - 3:30	Coffee Break (Cloister)	
3:30 - 5:30	Session 7: Optimizing Power Supply and Delivery (Room 1) Session Chair: Andrea Calimera, Politecnico di Torino	Session 8: Low Power Software and Systems (Cloister Room) Session Chair: Davide Brunelli, University of Trento
	7.1. Fully-Integrated Switched-	8.1. Hardware-Software

	<p>Capacitor Voltage Regulator with On-Chip Current-Sensing and Workload Optimization in 32nm SOI CMOS <i>Xiaoyang Mi¹, Debashis Mandal¹, Visvesh Sathé², Bertan Bakkaloglu¹, and Jae-sun Seo¹</i> ¹Arizona State University, ²University of Washington</p> <p>7.2. Modeling and Characterization of the System-Level Power Delivery Network for a Dual-Core ARM Cortex-A57 Cluster in 28nm CMOS (Industry Perspectives) (Best Paper Nominee) <i>Shidhartha Das, Paul Whatmough, and David Bull</i> ARM Ltd.</p> <p>7.3. Transient Voltage Noise in Charge-Recycled Power Delivery Networks for Many-Layer 3D-IC <i>Runjie Zhang¹, Kaushik Mazumdar¹, Brett Meyer², Ke Wang¹, Kevin Skadron¹, and Mircea Stan¹</i> ¹University of Virginia, ²McGill University</p> <p>7.4. Design and Optimization of a Reconfigurable Power Delivery Network for Large-Area, DVS-Enabled OLED Displays <i>Woojoo Lee¹, Yanzhi Wang², Donghwa Shin³, Shahin Nazarian², and Massoud Pedram²</i> ¹ETRI, ²University of Southern California, ³Yeungnam University</p>	<p>Interaction for Run-time Power Optimization: A Case Study of Embedded Linux on Multicore Smartphones (Industry Perspectives) <i>Anup Das¹, Matthew Walker¹, Andreas Hansson^{1,2}, Bashir Al-Hashimi¹, and Geoff Merrett¹</i> ¹University of Southampton, ²ARM Ltd.</p> <p>8.2. CGSharing: Efficient Content Sharing in GPU-Based Cloud Gaming <i>Xiangyu Wu, Yuanfang Xia, Naifeng Jing, and Xiaoyao Liang</i> Shanghai Jiao Tong University</p> <p>8.3. Energy Efficient Scheduling for Web Search on Heterogeneous MicroServers <i>Sankalp Jain¹, Harshad Navale¹, Umit Ogras¹, and Siddharth Garg²</i> ¹Arizona State University, ²New York University</p> <p>8.4. Low-Power Detection of Sternocleidomastoid Muscle Contraction for Asthma Assessment and Control <i>Jun Luan, Seungjae Lee, and Pai Chou</i> University of California, Irvine</p>
5:45-7:00	<p>Special Evening Panel (Room 1)</p> <p>“20 Years of ISLPED – Past, Present, and Future”</p> <p>Organizers: Naehyuck Chang, Massoud Pedram (moderator), Massimo Poncino, and Mircea Stan</p> <p>Panelists: Naehyuck Chang, Pai Chou, Vivek De, Enrico Macii, Farid Najm, Vijaykrishnan Narayanan, Wolfgang Nebel, Massimo Poncino, Naresh Shanbhag, Mircea Stan, and Yuan Xie</p>	

Detailed Program: Friday, July 24

8:30 - 9:30	Keynote 3: "Statistical Information Processing: Computing For The Nanoscale Era," Naresh Shanbhag, University of Illinois at Urbana Champaign (Room 1) <i>Session Chair: Renu Mehra, Synopsys</i>	
9:30 - 10:15	Coffee Break with Posters (Cloister)	
10:15 - 12:15	Session 9: Efficient Power Modeling, Estimation, and Optimization (Room 1) <i>Session Chair: Massimo Poncino, Politecnico di Torino</i>	Session 10: Dynamic Adaptation Techniques for Energy Efficiency (Cloister Room) <i>Session Chair: Jose Ayala, University of Madrid</i>
	9.1. PowerTrain: A Learning-based Calibration of McPAT Power Models <i>Wooseok Lee¹, Youngchun Kim¹, Jee Ho Ryou¹, Dam Sunwoo², Andreas Gerstlauer¹, and Lizy K. John¹</i> ¹ University of Texas at Austin, ² ARM R&D	10.1. Hierarchical Power Budgeting for Dark Silicon Chips <i>Muhammad Usman Karim Khan, Muhammad Shafique, and Joerg Henkel Karlsruhe Institute of Technology (KIT)</i>
	9.2. FreqLeak: A frequency step based method for efficient leakage power characterization in a system (Best Paper Nominee) <i>Arun Joseph, Anand Haridass, Charles Lefurgy, Sreekanth Pai, Spandana Rachamalla, and Francesco Campisano IBM</i>	10.2. Dynamic Power Management for Many-Core Platforms in the Dark Silicon Era: A Multi-Objective Control Approach <i>Amir-Mohammad Rahmani^{1,2}, Mohammad-Hashem Haghbayan¹, Anil Kanduri¹, Awet Yemane Weldezion², Pasi Liljeberg¹, Juha Plosila¹, Axel Jantsch³, and Hannu Tenhunen^{1,3}</i> ¹ University of Turku, ² KTH Royal Institute of Technology, ³ Vienna University of Technology
	9.3. Power benefit study of monolithic 3D IC at the 7nm technology node <i>Kyungwook Chang¹, Kartik Acharya¹, Saurabh Sinha², Brian Cline², Greg Yeric², and Sung Kyu Lim¹</i> ¹ Georgia Institute of Technology, ² ARM Inc.	10.3. DRVS: Power-Efficient Reliability Management through Dynamic Redundancy and Voltage Scaling under Variations <i>Mohammad Salehi¹, Mohammad Khavari Tavana², Semeen Rehman¹, Florian Kriebel¹, Muhammad Shafique¹, Alireza Ejlali³, and Joerg Henkel¹</i> ¹ Karlsruhe Institute of Technology, ² George Mason University, ³ Sharif

	<p>on Thin BOX MOSFET <i>Hayate Okuhara¹, Kuniaki Kitamor¹, Yu Fujita¹, Kimiyoshi Usami², and Hideharu Amano¹</i> ¹Keio University, ²Shibaura Institute of Technology</p>	<p><i>University of Technology</i> 10.4. Power-Efficient Embedded Processing with Resilience and Real-Time Constraints <i>Liang Wang¹, Augusto Vega², Alper Buyuktosunoglu², Pradip Bose², and Kevin Skadron¹</i> ¹University of Virginia, ²IBM</p>
<p>12:15</p>	<p align="center">ISLPED 2015 Conference Concludes</p>	

List of Posters

<p>P1. DVAS: Dynamic Voltage Accuracy Scaling for Increased Energy-Efficiency in Approximate Computing <i>Bert Moons and Marian Verhelst</i> <i>KU Leuven</i></p>
<p>P2. Power Management for Mobile Games on Asymmetric Multi-Cores <i>Anuj Pathania, Santiago Pagani, Muhammad Shafique, and Joerg Henkel</i> <i>Karlsruhe Institute of Technology (KIT)</i></p>
<p>P3. An Efficient DVS Scheme for On-Chip Networks Using Reconfigurable Virtual Channel Allocators <i>Mohammad Sadrosadati¹, Amirhossein Mirhosseini¹, Homa Aghilinasab¹, Hamid Sarbazi-Azad^{1,2}</i> ¹Sharif University of Technology, ²Institute for Research in Fundamental Sciences</p>
<p>P4. Having Your Cake and Eating It Too: Energy Savings without Performance Loss through Resource Sharing Driven Power Management <i>Jae-Yeon Won, Paul Gratz, Srinivas Shakkottai, and Jiang Hu</i> <i>Texas A&M University</i></p>
<p>P5. Energy Stealing - An Exploration into Unperceived Activities on Mobile Systems <i>Chi-Hsuan Lin¹, Yu-Ming Chang², Pi-Cheng Hsiu³, and Yuan-Hao Chang³</i> ¹National Taiwan University, ²Macronix International Co., Ltd., ³Academia Sinica</p>
<p>P6. A Win-Win Camera: Quality-Enhanced Power-Saving Images on Mobile OLED Displays <i>Chih-Kai Kang¹, Chun-Han Lin², and Pi-Cheng Hsiu¹</i> ¹Academia Sinica, ²National Taiwan Normal University</p>
<p>P7. Reconfigurable Three Dimensional Photovoltaic Panel Architecture For Solar-Powered Time Extension <i>Donghwa Shin¹, Naehyuck Chang², Yanzhi Wang³, and Massoud Pedram³</i> ¹Yeungnam University, ²KAIST, ³University of Southern California</p>
<p>P8. A micropower energy harvesting circuit with piezoelectric transformer-based ultra-low voltage start-up</p>

*Aldo Romani, Antonio Camarda, Alessio Baldazzi, and Marco Tartagni
University of Bologna*

P9. Reducing Display Power Consumption for Real-time Video Calls on Mobile Devices
Mengbai Xiao¹, Yao Liu², Lei Guo³, and Songqing Chen¹
¹George Mason University, ²SUNY Binghamton, ³Ohio State University

P10. A Heuristic Machine Learning-based Algorithm for Power and Thermal Management of Heterogeneous MPSoCs
Arman Iranfar, Soheil Nazar Shahsavani, Mehdi Kamal, and Ali Afzali-Kusha
University of Tehran

P11. ReDEEM: A Heterogeneous Distributed Microarchitecture for Energy-Efficient Reliability
Biruk Mammo, Ritesh Parikh, and Valeria Bertacco
University of Michigan

P12. Post Placement Leakage Reduction with Stress-Enhanced Filler Cells
Jun-Ho Choy¹, Valery Sukharev¹, Armen Kteyan¹, Henrik Hovsepyan¹, Ramnath Venkatraman², and Ruggero Castagnetti²
¹Mentor Graphics Corporation, ²Avago Technologies

P13. Design and Analysis of 6-T 2-MTJ Ternary Content Addressable Memory
Rekha Govindaraj and Swaroop Ghosh
University of South Florida

P14. Modeling and Power Optimization of Cyber-Physical Systems with Energy-Workload Tradeoff
Hoeseok Yang¹ and Soonhoi Ha²
¹Ajou University, ²Seoul National University

P15. Fixing Sensor-Related Energy Bugs through Automated Sensing Policy Instrumentation
Li Yuanchun, Guo Yao, Kong Junjun, and Chen Xiangqun
Peking University

P16. Analysis and Optimization of CMOS Switched-Capacitor Voltage Converters
Visvesh Sathe¹ and Jae-sun Seo²
¹University of Washington, ²Arizona State University

P17. The Digital Bidirectional Function as a Hardware Security Primitive:
Teng Xu and Miodrag Potkonjak
University of California, Los Angeles

P18. ThermTap: An Online Power and Thermal Analyzer for Portable Devices
Mohammad Javad Dousti, Majid Ghasemi-Gol, Mahdi Nazmi, and Massoud Pedram
University of Southern California

P19. Lucid Infrared Thermography of Thermally-Constrained Processors
Hussam Amrouch and Joerg Henkel
Karlsruhe Institute of Technology (KIT)

P20. Battery-Aware Energy-Optimal Electric Vehicle Driving Management

*Korosh Vatanparvar, Jiang Wan, and Mohammad Al Faruque
University of California, Irvine*

P21. Interconnect Synthesis of Heterogeneous Accelerators in Shared Memory

*Yu-Ting Chen and Jason Cong
University of California, Los Angeles*

P22. Reference-Circuit Analysis for High-Bandwidth Spin Transfer Torque Random Access Memory

*Byungkyu Song¹, Taehui Na¹, Seong-Ook Jung¹, Jung Pill Kim², Seung H. Kang²
¹Yonsei University, ²Qualcomm Inc.*

ISLPED Gold Sponsors



SAPIENZA
UNIVERSITÀ DI ROMA



SYNOPSYS



Design Contest Sponsor



ISLPED Silver Sponsors



cadence



Sponsored by:



Association for
Computing Machinery



Technical Support

- from Digital Circuits and Systems Group at Sapienza



- from EvoElectronics

