

# Accept - Poster

ID	Title
28	Normally-OFF STT-MRAM Cache with Zero-Byte Compression for Energy Efficient Last-Level Caches
29	Benchmarking of Monolayer and Bilayer Two-Dimensional Transition Metal Dichalcogenide (TMD) Based Logic Circuits and 6T SRAM Cells
39	T-DVS: Temperature-aware DVS based-on Temperature Inversion Phenomenon
41	Enhancing DRAM Self-Refresh Modes for Idle Power Reduction
48	FVCAG: A framework for formal verification driven power modeling and verification
58	STOCK: Stochastic Checkers for Low-overhead Approximate Error Detection
65	Maximizing Energy Efficiency in NTC by Variation-Aware Microprocessor Pipeline Optimization
81	A 386- $\mu$ W, 15.2-bit Programmable-Gain Embedded Delta-Sigma ADC for Sensor Applications
89	Measurement-Driven Methodology for Evaluating Processor Heterogeneity Options for Power-Performance Efficiency
113	A Thermal-Aware Physical Space Allocation Strategy for 3D Flash Memory Storage Systems
133	OS-based Resource Accounting for Asynchronous Resource Use in Mobile Systems
138	Constructing Fast and Energy Efficient 1T4R based ReRAM Crossbar Memory
154	Dynamic Voltage Scaling Using Scene Change Detection for Video Playback on Mobile AMOLED Displays
177	Can We Guarantee Performance Requirements under Workload and Process Variations?
203	A Low Power Current-Mode Flash ADC with Spin Hall Effect based Multi-Threshold Comparator
223	How to Cope with Slow Transistors in the Top-tier of Monolithic 3D ICs: Design Studies and CAD Solutions
256	Energy-Efficient CNN Implementation on a Deeply Pipelined FPGA Cluster