



ISLPED 2025


INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN

August 6-8, 2025, University of Iceland, Iceland




Bronze Sponsors






LOGISTICS



University of Iceland - Háskólatorg
Address: 4 Sæmundargata, 102 Reykjavík, Iceland
Website: <https://hi.is/haskolinn/haskolatorg>



WEDNESDAY TECHNICAL PROGRAM

08:30–09:30	Keynote 1
Room HT-103	Chairs: Srividhya Venkataraman, AMD & Younghyun Kim, Purdue University
	Enabling the AI Revolution Michaela Blott, AMD
09:50–11:10	Session 1A: "Energy Efficient Computing and Storage"
Room HT-103	Chair: Frank K. Gurkaynak, ETH Zurich
09:50–10:10	Partial-Sum Quantization Based on Pseudo-Quantization Noise for Variation-Tolerant Analog In-Memory Computing BEST PAPER CANDIDATE Nameun Kang, EunHyeok Park, Sangsu Park, Jongil Kim, Jaeyun Yi, Jae-Joon Kim
10:10–10:30	An Analog Multiplier Utilizing an Unconventional Bit-Weighting Scheme with Application to Neural Network Quantization Mehdi Kamal, Massoud Pedram
10:30–10:50	LoRASense: Learnable Low-Rank Acquisition in Sensors for Efficient Edge Machine Vision Yiwen Liang, Zhiqiang Yi, Tianrui Ma, Weidong Cao
10:50–11:10	AdaGray: An Energy-Efficient Adaptive Gray-Code Strategy for QLC Flash-Memory Storage Systems Han-Yu Liao, Jen-Wei Hsieh, Yi-Shen Chen, Chang-Lin Tsai, Yuan-Hao Chang
09:50–11:10	Session 1B: "Next-Gen EDA: Physical Design Optimization and AI-Driven Methodologies"
Room HT-101	Chair: Francesco Regazzoni, University of Amsterdam
09:50–10:10	Simultaneous Optimization of Placement Legalization and Multi-bit Flip-flop Allocation in Physical Design Automation Seoyoung Bang, Taewhan Kim
10:10–10:30	Timing-Driven Macro Placement with Connectivity-Aware Clustering Gangmin Jeon, Heechun Park
10:30–10:50	GenSoC: A Multi-Agent-Assisted SoC Generation Methodology Leveraging Open-Source Hardware BEST PAPER CANDIDATE Peiran Yan, Qinzhe Zhi, Lifeng Liu, Tianyu Jia
10:50–11:10	Development of a Physics-Informed Neural Network Model for Rapid Power Integrity Analysis in Die-Level and Die-Package Co-Design for 2.5-D Chiplet Solutions Xi Chen, Yuhao Ju, Jie Gu
11:10–12:30	Special Session 1: "Cold War: Don't Close Your Eyes on Temperature"
Room HT-103	Chair: Mircea Stan, University of Virginia
11:10–11:30	Power Map Characterization and Modeling for Commercial CPU/GPUs Considering Temperature Dependence Jincong Lu, Sachin Sachdeva, Haotian Lu, Sheldon X.-D. Tan
11:30–11:50	Thermal Challenges and Opportunities for Off-the-shelf 3D-stacked CPUs Jae Yoon Lee, Chae Young Sim, Seung Hun Choi, Sung Woo Chung
11:50–12:10	Transistor-to-GDS Reliability Analysis in Sub-3nm: Impact of Self-Heating and Aging on Timing Swati Deshwal, Hadi Nour Eddine, Mahdi Benkhelifa, Albi Mema, Yogesh S. Chauhan, Hussam Amrouch
12:10–12:30	Thermal Aware Design Methodologies for System On Chip Application Processor Youngsang Cho, Jun So Pak, Seungwook Yoon, Ilryong Kim
11:10–12:30	Special Session 2: "Neuromorphic Edge Computing: Challenges, Opportunities, and Current Solutions"
Room HT-101	Chairs: Federico Corradi, Eindhoven University of Technology & Farhad Merchant, University of Groningen
11:10–11:30	Dynamic Neuromorphic Processing for Energy-Efficient Cognitive Sensing Amir Zjajo
11:30–11:50	Harnessing Sparsity for Low-Power Event-Driven Computing at the Edge Orlando Moreira
11:50–12:10	Reliable and Low-Power Neuromorphic Computing Miloš Krstić
12:10–12:30	Low-Power Neuromorphic Systems: Mixed-Signal Design and Computing-in-Memory for Edge AI Farhad Merchant, Federico Corradi
14:00–15:20	Session 2A: "Brains on a Budget – Smart, Small, and Power-Efficient"
Room HT-103	Chair: Hussam Amrouch, Technical University of Munich
14:00–14:20	Exploration of Low-Power Flexible Stress Monitoring Classifiers for Conformal Wearables Florentia Afentaki, Sri Sai Rakesh Nakilla, Konstantinos Balaskas, Paula Carolina Lozano Duarte, Shiyi Jiang, Georgios Zervakis, Farshad Firouzi, Krishnendu Chakrabarty, Mehdi Tahoori
14:20–14:40	ASAP-FE: Energy-Efficient Feature Extraction Enabling Multi-Channel Keyword Spotting on Edge Processors Jongin Choi, Jina Park, Jae-Jin Lee, Massoud Pedram and Woojoo Lee
14:40–15:00	Minimizing Redundant Checkpoint Triggers for Efficient Intermittent Systems BEST PAPER CANDIDATE Youngbin Kim, Yoojin Lim

THURSDAY TECHNICAL PROGRAM

08:00–09:00	Keynote 2
Room HT-103	Chairs: Jerald Yoo, Seoul National University & Srividhya Venkataraman, AMD
	<i>Synthesizable Analog Circuit Design Using Digital Standard Cell</i> Kenichi Okada, Institute of Science Tokyo
09:30–10:50	Session 3A: "Accelerators for LLM and Edge AI Applications"
Room HT-103	Chair: M. Hassan Najafi, Case Western Reserve University
09:30–09:50	<i>Accelerating LLM Inference with Flexible N:M Sparsity via A Fully Digital Compute-in-Memory Accelerator</i> BEST PAPER CANDIDATE Akshat Ramachandran, Souvik Kundu, Arnab Raha, Shamik Kundu, Deepak K. Mathaikutty, Tushar Krishna
09:50–10:10	<i>A Scalable External Memory Access and On-Chip Storage Architecture for Edge-AI Accelerators – Multi-Path Rolling Data Refresh and Layer-Wise Bank Allocation –</i> Quan Cheng, Huizi Zhang, Qiufeng Li, Yuan Liang, Mingtao Zhang, Zhenzhe Chen, Ruilin Zhang, Jinjun Xiong, Mingqiang Huang, Longyang Lin, Masanori Hashimoto
10:10–10:30	<i>FLASH-D: FlashAttention with Hidden Softmax Division</i> Kosmas Alexandridis, Vasileios Titopoulos, Giorgos Dimitrakopoulos
10:30–10:50	<i>A Compact, Low Power Transprecision ALU for Smart Edge Devices</i> Ayushi Dube, Gian Singh, Sarma Vrudhula
09:30–10:50	Session 3B: "Twisting AI and Hardware in 3D"
Room HT-101	Chair: Bokyung Kim, Rutgers University
09:30–09:50	<i>MIX-3D: AI-based Architecture-Circuit Co-design Methodology for Mixed-Node, Mixed-Area 3D ICs</i> Min Gyu Park, Doyun Kim, Sung Kyu Lim
09:50–10:10	<i>GAVINA: flexible aggressive undervolting for bit-serial mixed-precision DNN acceleration</i> Jordi Fornt, Pau Fontova-Musté, Adrian Gras, Omar Lahyani, Martí Caro, Jaume Abella, Francesc Moll Echeto, Josep Altet
10:10–10:30	<i>An Open-Source HW-SW Co-Development Framework Enabling Efficient Multi-Accelerator Systems</i> Ryan Antonio, Joren Dumoulin, Xiaoling Yi, Josse Van Delm, Yunhao Deng, Guilherme Paim, Marian Verhelst
10:30–10:50	<i>MemRaptor: Magnetoresistive Array as Matrix Vector Multiplication and Transcendental Function Operator for NLP Applications</i> Dong Eun Kim, Tanvi Sharma, Anushka Mukherjee, Mainakh Mukherjee and Kaushik Roy
10:50–12:20	Tutorial 1: "The Energy Cost of Privacy and Security"
Room HT-103	Chair: Francesco Regazzoni, University of Amsterdam
	<i>Introduction to Security Primitives and Privacy Preserving Technologies</i> Paolo Palmieri
	<i>Energy Assessment of Security Primitives</i> Ayse Kivilcim Coskun
	<i>Energy Efficient Design and Implementation of Security Primitives</i> Francesco Regazzoni
10:50–12:20	Tutorial 2: "Autonomy with Neuromorphic System"
Room HT-101	Chair: Saibal Mukhopadhyay, Georgia Institute of Technology
	<i>Neuromorphic Circuits</i> Amit Trivedi
	<i>Neuromorphic and Hybrid Computing Models</i> Priyadarshini Panda
	<i>Algorithms for Neuromorphic Sensing Systems</i> Saibal Mukhopadhyay
	<i>Neuromorphic Approach to End-to-end Navigation</i> Kaushik Roy
13:50–15:50	Posters
1	<i>On-chip Integrated Voltage Regulators: Frontside, Backside, or Off-Chip?</i> Amaan Rahman, Seungmin Woo, Zheng Yang, Sung Kyu Lim
2	<i>J3DAI: A tiny DNN-Based Edge AI Accelerator for 3D-Stacked CMOS Image Sensor</i> Benoit Tain, Raphael Millet, Romain Lemaire, Michal Szczepanski, Laurent Alacoque, Emmanuel Pluchart, Sylvain Choynet, Rohit Prasad, Jerome Chossat, Pascal Pierunek, Pascal Vivet, Sebastien Thuries
3	<i>MTA-Coded PAM-4 Receiver with Decision Feedback Power Saving Scheme and Partial DFE for Low-Power Memory Interfaces</i> Jusung Lee, Younghwan Chang, Jaekwang Yun, Sanghyuk Seo, Yong-Un Jeong, Suhwan Kim
4	<i>A High-Performance Dataflow-Based ORB Extractor Accelerator for SLAM</i> Rui Xue, Wenming Li, Haibin Wu, Cheng Guo, Yi Li, Xiaochun Ye, Dongrui Fan

- 5 **Jack Unit: An Area- and Energy-Efficient Multiply-Accumulate (MAC) Unit Supporting Diverse Data Formats**
Seock-Hwan Noh, Sungju Kim, Seohyun Kim, Daehoon Kim, Jaeha Kung, Yeseong Kim
- 6 **Repurpose Accel-Sim for Next Generation NVIDIA Jetson GPU Architectural Design**
Tianhao Huang, Lingyu Sun, Chao Li, Xiaofeng Hou, Yaqian Zhao, Jingwen Leng, Li Li, Minyi Guo
- 7 **ML-Power: Machine Learning based Power Estimation for SoCs**
Sujoy Pandit, Sujit Dey, Anand Raghunathan
- 8 **Diffusion-Enhanced Graph Transformer with Reinforcement Learning for Transferable Analog Circuit Optimizer**
Ho-Jin Lee, Kyeong-Jun Lee, Jaehoon Lee, Kyu-Jin Choi, Geunyoung Choi, Youngchang Choi, Kyongsu Lee, Seokhyeong Kang, Jae-Yoon Sim
- 9 **SHIFT ECC: A Value Converting HBM ECC Approach for Refresh Energy Efficient Integer Quantized DNN Inference**
Jae Yoon Lee, Young Seo Lee, Young-Ho Gong, Seon Wook Kim, Sung Woo Chung
- 10 **Optimizing Heterogeneous Compute-in-Memory with Hybrid Dataflow and In-Network Reduction for Vision Transformer**
Zexin Fu, Yihang Zuo, Yuzhe Ma, Jiayi Huang
- 11 **Revisiting Reconfigurable Acceleration of Vision Transformer with Patch Pruning**
Hanning Chen, Yang Ni, Wenjun Huang, Hyunwoo Oh, Tamoghno Das, Fei Wen, Mohsen Imani
- 12 **TEE-SFL: Time and Energy-efficient solution for addressing communication heterogeneity in Split Federated Learning Schemes**
Ziyi Zhao, Qifeng Chen, Jingtao Li, Deliang Fan, Chaitali Chakrabarti
- 13 **MEbots: Integrating a RISC-V Virtual Platform with a Robotic Simulator for Energy-aware Design**
Giovanni Pollo, Mohamed Amine Hamdi, Matteo Rizzo, Lorenzo Ruotolo, Pietro Furbatto, Matteo Isoldi, Yukai Chen, Alessio Burrello, Enrico Macii, Massimo Poncino, Daniele Jahier Pagliari, Sara Vinco
- 14 **Enhancing Low-Precision Deep Learning: A Posit8 Framework for Energy Efficient DNN Training**
Dongyang Wu, Mehdi Kamal, Massoud Pedram
- 15 **Towards Zero-Stall Matrix Multiplication on Energy-Efficient RISC-V Clusters for Machine Learning Acceleration**
Luca Colagrande, Lorenzo Leone, Maximilian Coco, Andrei Deaconeasa, Luca Benini
- 16 **Efficient Precision-Scalable Hardware for Microscaling (MX) Processing in Robotics Learning**
Stef Cuyckens, Xiaoling Yi, Nitish Satya Murthy, Chao Fang, Marian Verhelst
- 17 **SITRA: Exploiting Temporal Silence in Spiking Transformers for Fast & Energy-efficient Inference**
Abhiroop Bhattacharjee, Abhishek Moitra, Ruokai Yin, Priyadarshini Panda
- 18 **DIRC-RAG: Accelerating Edge RAG with Robust High-Density and High-Loading-Bandwidth Digital In-ReRAM Computation**
Kunming Shao, Zhipeng Liao, Jiangnan Yu, Liang Zhao, Qiwei Li, Xijie Huang, Jingyu He, Fengshi Tian, Yi Zou, Xiaomeng WANG, Tim Cheng, Chi Ying Tsui
- 19 **upGEMV: A Bandwidth-Efficient and Scalable GEMV Accelerator for PIM Systems**
Fan Yang, Shunchen Shi, Peiheng Zhang, Xueqi Li
- 20 **Can Photonic Interconnects be used for High-Throughput Memory Access in FHE Accelerators?**
Dewan Saiham, Mariam Rabadi, Di Wu, Sazadur Rahman
- 21 **Sustainably Secure: ChaCha20 Encryption Based on In-Memory Compute**
Samridhi Jain, Mohd Aamir, Anuj Grover

13:50–15:50

Design Contest Demos

Chairs: Rajesh Kedia, IITH & Arnab Raha, Intel

- 1 **A Sub-10Hz Sub-nW 65nm CMOS Timer with Voltage-Stacking of an Oscillator and Frequency Dividers for Small-Formfactor Scaling-Friendly IoTs**
You Wu, Kei Awano, Hiroaki Kitaike, Kiichi Niitsu
- 2 **ECO: Low Power Context-Aware Multimodal AI on NPUs**
Arghadip Das, Yatharth Agarwal, Arnab Raha, Soumendu Ghosh, Vijay Raghunathan
- 3 **Radar-PIM-Lite: Ultra-Low-Power PIM Processor for Real-Time UWB Radar Respiration Detection on UAVs**
Kyeongwon Lee, Hyunseok Kwak, Kyeongpil Min, Chaebin Jung, Sangmin Jeon, Woojoo Lee, Jina Park, Massoud Pedram
- 4 **A Low-Power Real-Time Hardware Accelerator for Edge Detection Using Stochastic Computing**
Priyajit Ghosh, Rajarshi Mukherjee, Auro Anand Saha, Sutirtha Naha, Arghadip Das, Arnab Raha, Mrinal K Naskar

15:50–17:20

Panel 2 Discussion

Room HT-103

Organizer and Moderator: Massoud Pedram, USC

Three Decades of Innovation: The Evolution, Key Contributions, and Future of Low Power Electronics and Design

Jason Cong, UCLA
Giovanni De Micheli, EPFL
Rajiv Joshi, IBM
Hiroshi Nakamura, The University of Tokyo
Kaushik Roy, Purdue University
Mircea Stan, University of Virginia

FRIDAY TECHNICAL PROGRAM

08:00–09:00	Keynote 3
Room HT-103	Chairs: Kapil Dev, Nvidia & Younghyun Kim, Purdue University
	<i>From VLSI through Software: Optimizing the Computing Stack for Generative AI</i> Bruce Khailany, Nvidia
09:30–10:50	Session 4A: "Precision, Performance, and Efficiency: Modern Strategies in ML Systems"
Room HT-103	Chair: Donghwa Shin, Soongsil University
09:30–09:50	<i>Faster Ternary and Binary Neural Network Inference on CPU by Reducing Popcount</i> BEST PAPER CANDIDATE Olivier Fischer, Shien Zhu, Gustavo Alonso
09:50–10:10	<i>ECLIP: Energy-efficient and Practical Co-Location of ML Inference on Spatially Partitioned GPUs</i> Ryan Quach, Yidi Wang, Ali Jahanshahi, Daniel Wong, Hyoseung Kim
10:10–10:30	<i>SmartMS: Efficient Hierarchical Database Search for Mass Spectrometry</i> Flavio Ponzina, Sumukh Pinge, Zheyu Li, Abhijay Deevi, Yilin Ge, Mingu Kang, Tajana Rosing
10:30–10:50	<i>TruncQuant: Truncation-Ready Quantization for DNNs with Flexible Weight Bit Precision</i> Jinhee Kim, Seoyeon Yoon, Taeho Lee, Joo Chan Lee, Kang Eun Jeon, Jong Hwan Ko
09:30–10:50	Session 4B: "Compute-in-Memory Macros"
Room HT-101	Chair: Jaehyun Park, University of Ulsan
09:30–09:50	<i>CAM-CIM: A Hybrid Compute-in-Memory Using Content-Addressable Memory with Subword Split Mapping for Reduced ADC Resolution</i> Sangwoo Jung, Hojin Lee, Yejin Lee, Jiyong Park, Dahoon Park, Hyunseob Shin, Jong-Hyeok Yoon, Jaeha Kung
09:50–10:10	<i>A 20.98TOPS/W Energy-Efficient Binary BERT Model on Group Vector Systolic CIM Accelerator</i> Dingbang Liu, Ziyi Guan, Qilong Chen, Jingyun Gu, Jiaqi Yang, Kai Li, Wei Mao, Ngai Wong, Changwen Chen, Hao Yu
10:10–10:30	<i>Cost-efficient Processing-in-Memory Architecture with Training-free and Universal Error Compensation</i> BEST PAPER CANDIDATE Myeongji Yun, Jung Gyu Min, Sein Oh, Jiyoung Choi, Minkyu Je, Jang-Sik Lee, Youngjoo Lee
10:30–10:50	<i>Design Techniques for Ultra-low Power Cryogenic CMOS for Quantum Computing Applications (Industry)</i> Sudipto Chakraborty, Pat Rosno, John Bulzacchelli, David Frank, Rajiv Joshi, Daniel Friedman
10:50–12:10	Session 5A: "Transceivers and Stochastic Logic Design"
Room HT-103	Chair: Alexandre Levisse, EPFL
10:50–11:10	<i>A Spectral-Efficient Low-Power NRZ/PAM-4 Dual-Mode Wireline Transmitter for Multidrop Interfaces</i> Donggeon Kim, Kiarash Gharibdoust, Armin Tajalli, Kyungtae Lee, Gain Kim
11:10–11:30	<i>Energy-Efficient Single-Ended Capacitive PAM-4 Transceiver for Next-Generation HBM Interfaces</i> Jaeyoon Kim, Sangyoon Lee, Jaekwang Yun, Sanghyuk Seo, Kwangyeon Lee, Yong-Un Jeong, Suhwan Kim
11:30–11:50	<i>Always-On Sensing in Energy-Harvested Systems via Stochastic Intermittent Computing</i> Sepehr Tabrizchi, Mehran Shoushtari Moghadam, Ali Shafiee Sarvestani, Serkan Aygun, M. Hassan Najafi, Arman Roohi
11:50–12:10	<i>Design of a correlation-insensitive HFQ stochastic adder by local two-phase clocking</i> Yuki Matsumoto, Masamitsu Tanaka, Takatsugu Ono
10:50–12:10	Session 5B: "Emerging Technologies for Secure and Efficient Computing"
Room HT-101	Chair: Tianyu Jia, Peking University
10:50–11:10	<i>DPIMA: A DRAM-Based Processing-in-Memory Accelerator for Privacy-Preserving Machine Learning</i> BEST PAPER CANDIDATE Bokyung Kim
11:10–11:30	<i>QuAKE: Speeding up Model Inference Using Quick and Approximate Kernels for Exponential Non-Linearities</i> Sai Kiran Narayanaswami, Gopalakrishnan Srinivasan, Ravindran Balaraman
11:30–11:50	<i>Meta-Heuristic Optimization of Karatsuba Multiplier Designed ECC Processor</i> Pruthvi Parate, Daksh Sharma, Alwin Shaju, Vasanthi D R, Madhav Rao
11:50–12:10	<i>Unicorn-CIM: Unconverging the Vulnerability and Improving the Resilience of High-Precision Compute-in-Memory</i> Qiufeng Li, Yiwen Liang, Weidong Cao

ORGANIZING COMMITTEE

General Co-chairs

Kapil Dev, Nvidia
Jerald Yoo, Seoul National University

Technical Program Committee Co-chairs

Younghyun Kim, Purdue University
Srividhya Venkataraman, AMD

Treasurer

Mehdi Kamal, University of Southern California

Web Co-chairs

Ganapati Bhat, Washington State University
Meron Zerihun Demissie, University of Michigan

Publications Chair

Xue Lin, Northeastern University

Design Contest Co-chairs

Rajesh Kedia, IITH
Arnab Raha, Intel

Publicity Co-chairs

Kshitij Bhardwaj, LLNL
Alessio Burrello, Politecnico di Torino
Jinho Lee, Seoul National University

Registration Chair

Ganapati Bhat, Washington State University

Industrial Liaison

Amlan Ganguly, Rochester Institute of Technology
Renu Mehra, Synopsys
Adam Teman, Bar-Ilan University

Women-in-Technology Co-Chairs

Kathy Hoover, AMD
Priya Panda, Yale University

EXECUTIVE COMMITTEE

Massoud Pedram (EC Chair), University of Southern California
Luca Benini, University of Bologna
Naehyuck Chang, KAIST
Joerg Henkel, Karlsruhe Institute of Technology
Rajiv Joshi, IBM TJ Watson Research Center
Pai Chou, University of California, Irvine
Muhammad Khellah, Intel Corporation
Hai Li, Duke University
Enrico Macii, Politecnico di Torino
Diana Marculescu, University of Texas at Austin
Renu Mehra, Synopsys
Hiroshi Nakamura, The University of Tokyo
Vijaykrishnan Narayanan, Pennsylvania State University
Vojin Oklobdzija, University of California, Davis
Massimo Poncino, Politecnico Di Torino
Jan M. Rabaey, University of California, Berkeley
Vijay Raghunathan, Purdue University
Kaushik Roy, Purdue University
Mircea Stan, University of Virginia
Vivek Tiwari, Intel Corporation
Chia-Lin Yang, Nanyang Technological University

TECHNICAL PROGRAM COMMITTEE

TPC Co-chairs

Younghyun Kim, Purdue University
Srividhya Venkataraman, AMD

Track 1. Technology, Circuits, and Architecture

1.1. Technologies and Circuits

Deliang Fan (Track Co-Chair), Arizona State University
Frank Gurkaynak (Track Co-Chair), ETH Zurich
Amit Agarwal, Intel
Fady Abouzeid, ST Microelectronics
Utsav Banerjee, Indian Institute of Science
Karem Camsari, UCSB
Weidong Cao, George Washington University
Manil Dev Gomony, TU Eindhoven
Leslie Hwang, Arizona State University
Joycee Mekie, IIT Gandhinagar
Inhee Lee, University of Pittsburgh
Alexandre Levisse, EPFL
Amitesh Sridharan, Arizona State University

1.2. Logic and Architecture

Kshitij Bhardwaj (Track Co-Chair), LLNL
Rangharajan Venkatesan (Track Co-Chair), Nvidia
Marco Donato, Tufts University
Matthias Korb, ETH Zurich
Marisa Lopez-Vallejo, Universidad Politécnica de Madrid
M. Hassan Najafi, Case Western Reserve University
Adam Teman, Bar-Ilan University
Theocharis Theocharides, University of Cyprus
Swagath Venkataramani, IBM
Daniel Wong, UC Riverside
Yang (Katie) Zhao, University of Minnesota

Track 2. CAD, Systems, and Software

2.1. CAD Tools and Methodologies

Nadine Azemard-Crestani (Track Co-Chair), LIRMM
Matthew Ziegler (Track Co-Chair), IBM
Macii Alberto, Politecnico di Torino
Giovanni Ansaloni, EPFL
Donkyu Baek, Chungbuk National University
Alessio Burrello, University of Bologna
Andriamisaina Caaliph, CEA-Leti
Regazzoni Francesco, Università della Svizzera Italiana
Yuko Hara-Azumi, Tokyo Institute of Technology
Romain Lemaire, CEA
Enrico Macii, Politecnico di Torino
Francesc Moll, UPC
Sanghamitra Roy, Utah State University

2.2. Systems and Platforms

Hussam Amrouch (Track Co-Chair), Technical University of Munich
Jason Xue (Track Co-Chair), City University of Hong Kong
Iraklis Anagnostopoulos, Southern Illinois University
Ganapati Bhat, Washington State University
Naehyuck Chang, KAIST University
Pai Chou, National Cheng Kung University
Mohammad Al Faruque, UC Irvine
William Fornaciari, Politecnico di Milano
Masanori Hashimoto, Osaka University
Mohsen Imani, UC Irvine
Rajesh Kedia, IIT, Hyderabad
Taeyoung Kim, Intel
Johann Knechtel, New York University Abu Dhabi
Jaehyun Park, University of Ulsan
Massimo Poncino, Politecnico di Torino

Preeti Ranjan Panda, IIT Delhi
Santhosh Rethinagiri, Infineon
Marina Zapater, University of Applied Sciences Western Switzerland

2.3. Software and Applications

Aporva Amarnath (Track Co-Chair), AMD
Mehdi Kamal (Track Co-Chair), USC
Bahar Asgari, University of Maryland
Jalil Boukhobza, ENSTA-Bretagne
Victor Kartsch, ETH Zurich
Monodeep Kar, IBM
Young Geun Kim, Korea University
Daniele Jahier Pagliari, Politecnico di Torino
Dong-hyeon Park, Samsung
Yongmo Park, IBM Research
Donghwa Shin, Soongsil University
Ittetsu Taniguchi, Osaka University
Haojie Ye, Nvidia
Geng Yuan, University of Georgia

Track 3. Crosscutting Topics

3.1. AI/ML Hardware and Systems

Priyadarshini Panda (Track Co-Chair), Yale
Thierry Tambe (Track Co-Chair), Stanford
Shaahin Angizi, New Jersey Institute of Technology
Muya Chang, NVIDIA
Gourav Datta, Case Western Reserve University
Shubham Jain, IBM
Youngjoo Lee, KAIST
Muhammad Shafique NYU
Kavya Sreedhar, Google
Gopalakrishnan Srinivasan, IIT Madras
Sai Zhang, NYU

3.2. Emerging Technologies and Next-Generation Computing

Greg Chen (Track Co-Chair), Intel
Sumit Mandal (Track Co-Chair), Indian Institute of Science
Sercan Aygun, University of Louisiana
Kanad Basu, University of Texas Dallas
Yu (Kevin) Cao, University of Minnesota
Edison Chen, SambaNova
Shanshi Huang, HKUST
Divya Akella Kamakshi, Nvidia
Bokyung Kim, Rutgers University
Pritish Narayanan, IBM
Abhronil Sengupta, Pennsylvania State University
Yuqi Su, Peking University

3.3. Hardware and Systems Security

Jakub Breier (Track Co-Chair), TTControl
Anupam Chattopadhyay (Track Co-Chair), NTU
Aydin Aysu, NCSU
Anubhab Baksi, Nanyang Technological University
Urbi Chatterjee, IIT Kanpur
Amitabh Das, AMD
Debayan Das, IISc
Vasudev Gohil, Siemens
Anupam Golder, Intel
Xiaolu Hou, Slovak University of Technology
Dirmanto Jap, Nanyang Technological University
Bernhard Jungk, Albstadt-Sigmaringen University
Chester Rebeiro, IIT, Madras
Sayandeep Saha, UC Louvain, Belgium
Kaveh Shamsi, University of Texas Dallas
Marc Stöttinger, RheinMain University of Applied Sciences

EXTERNAL REVIEWERS

Ayushi Agarwal
Asmer Hamid Ali
Modini Ayyagari
Aritra Bagchi
Swastik Bhattacharya
Ameya Bhawe
Halima Bouzidi
Meriem Bouzouad
Sam-Fone Cheung
Aishwarya Lekshmi Chithra
Jaehyeok Cho
Navnil Choudhury
Francesco Daghero
Sanjay Das
Amadeo de Gracia Herranz
Franois Galea
Mario Garrido
Kamyar Givaki
Josh Green
Jingkai Guo
Daniel Hahn
Mohammed Hossein
A N M Nafiul Islam
Pablo Ituero
Naman Jain
Fatma Jebali
Ruzica Jevtic
Dinesh Joshi
Emrah Karagoz
Rupesh Karn
Tanishq Kekre
Tanzeel Khan
Omkar Kohane
Yehuda Kra
Ashley Kurian
Vincent Lannurien
Hyunggyu Lee
Eliyahu Levi
Qiufeng Li
Yiwen Liang

Songxuan Liu
Samuel Lopez-Asuncion
Arsalan Malik
Likhitha Mankali
Alberto Marchisio
Abu Kaisar Mohammad Masum
John McFarland
Samit Miftah
Garima Modi
Alireza Mohseni
Mehrdad Morsali
Beatrice Alessandra Motetti
Aly Mustafa
Mohammed Nabeel
Deniz Najafi
Sylvester Omungu
Subhankar Pal
Javier Jesus Poveda Rodrigo
Rachmad Vidya Putra
Md Habibur Rahman
Matteo Risso
Prithwish Basu Roy
Lorenzo Ruotolo
Arnab Sanyal
Talha Shahzad
Mehran Shoushtari Moghadam
Priyanka Singla
Camlia Slimani
Amisha Srivastava
Bhoopal Ayyappa Taladi
Sbastien Thuries
Jesper van de Pavert
Hechen Wang
Shikai Wang
Zeng Wang
Julian Wilde
Xin-Chuan Wu
Ferhat Yaman
Qingyu Zeng
Chengwei Zhou

PROGRAM OVERVIEW

103 Room HT-103 **101** Room HT-101

Wednesday, Aug. 6	07:00–08:00	Breakfast	
	07:30–08:00	Registration	
	08:00–08:30	Welcome	
	08:30–09:30	Keynote 1 103 Michaela Blott, AMD <i>"Enabling the AI Revolution"</i>	
	09:30–09:50	Coffee Break	
	09:50–11:10	Session 1A 103 <i>"Energy Efficient Computing and Storage"</i>	Session 1B 101 <i>"Next-Gen EDA: Physical Design Optimization and AI-Driven Methodologies"</i>
	11:10–12:30	Special Session 1 103 <i>"Cold War: Don't Close Your Eyes on Temperature"</i>	Special Session 2 101 <i>"Neuromorphic Edge Computing: Challenges, Opportunities, and Current Solutions"</i>
	12:30–14:00	Lunch	
	14:00–15:20	Session 2A 103 <i>"Brains on a Budget – Smart, Small, and Power-Efficient"</i>	Session 2B 101 <i>"Next-Gen Edge AI: Flash Memory, RISC-V, and Hybrid Architectures"</i>
	15:20–15:50	Coffee Break	
	15:50–17:20	Panel 1 103 Kathy Hoover, AMD & Priyadarshini Panda, Yale <i>"Workforce Development in the Era of AI"</i>	
Thursday, Aug. 7	07:00–08:00	Breakfast	
	07:30–08:00	Registration	
	08:00–09:00	Keynote 2 103 Kenichi Okada, Institute of Science Tokyo <i>"Synthesizable Analog Circuit Design Using Digital Standard Cell"</i>	
	09:00–09:30	Coffee Break	
	09:30–10:50	Session 3A 103 <i>"Accelerators for LLM and Edge AI Applications"</i>	Session 3B 101 <i>"Twisting AI and Hardware in 3D"</i>
	10:50–12:20	Tutorial 1 103 <i>"The Energy Cost of Privacy and Security"</i>	Tutorial 2 101 <i>"Autonomy with Neuromorphic System"</i>
	12:20–13:50	Lunch	
	13:50–15:50	Posters & Design Contest Demos	
	15:50–17:20	Panel 2 103 Massoud Pedram, USC <i>"Three Decades of Innovation: The Evolution, Key Contributions, and Future of Low Power Electronics and Design"</i>	
	18:30–21:00	Banquet	
Friday, Aug. 8	07:00–08:00	Breakfast	
	07:30–08:00	Registration	
	08:00–09:00	Keynote 3 103 Brucek Khailany, Nvidia <i>"From VLSI through Software: Optimizing the Computing Stack for Generative AI"</i>	
	09:00–09:30	Coffee Break	
	09:30–10:50	Session 4A 103 <i>"Precision, Performance, and Efficiency: Modern Strategies in ML Systems"</i>	Session 4B 101 <i>"Compute-in-Memory Macros"</i>
	10:50–12:10	Session 5A 103 <i>"Transceivers and Stochastic Logic Design"</i>	Session 5B 101 <i>"Emerging Technologies for Secure and Efficient Computing"</i>
	12:10–12:40	Closing Remark and Award Ceremony 103	
	12:40–14:00	Lunch	