

International Symposium on Low Power Electronics and Design

August 11-13, 2008

National Science Seminar Complex, Indian Institute of Science
Bangalore, India

Sponsored By



with Technical Support From



ISLPED 2008 Platinum Corporate Supporter



ISLPED 2008 Gold Corporate Supporters



ISLPED 2008 Silver Corporate Supporters



ISLPED 2008 Bronze Corporate Supporter



ISLPED 2008 Academic Supporters

Indian Institute of Science



ISLPED 2008 Program

Monday August 11, 2008

08:30-08:45	Welcome by General and Program Co-Chairs	
08:45-09:45	Towards a Green Electronic World: A Collaborative Approach Jaswinder Ahuja (Cadence Design Systems, Inc.) [J.N. Tata Auditorium]	
09:45-10:00	<i>Break</i>	
10:00-12:00	Hall A	Hall B
	Session 1.1.2: Variation Tolerant Circuits Session Chair: Niraj Bindal (Intel) Session Co-Chair: Chris Kim (University of Minnesota)	Session 2.1.1: Power Optimization Session Chair: Wolfgang Nebel (University of Oldenburg) Session Co-Chair: Nagarajan Ranganathan (University of South Florida)
	<i>Correlation Verification between Transistor Variability Model with Body Biasing and Ring Oscillation Frequency in 90nm Subthreshold Circuits</i> Hiroshi Fuketa, Masanori Hashimoto, Yukio Mitsuyama, Takao Onoye (Osaka University and JST, CREST)	<i>Dynamic Virtual Ground Voltage Estimation for Power Gating</i> Hao Xu, Ranga Vemuri, Wen-Ben Jone (University of Cincinnati)
	<i>Optimal Technology Selection for Minimizing Energy and Variability in Low Voltage Applications</i> Mingoo Seok, Dennis Sylvester, David Blaauw (University of Michigan)	<i>A Mathematical Solution to Power Optimal Pipeline Design by Utilizing Soft Edge Flip-Flops</i> Mohammad Ghasemazar, Behnam Amelifard, Massoud Pedram (University of Southern California)
	<i>Post-Silicon Programmed Body-Biasing Platform Suppressing Device Variability in 45 nm CMOS Technology</i> Hiroaki Suzuki, Masanori Kurimoto, Tadao Yamanaka, Hidehiro Takata (Renesas Technology Corp.), Hiroshi Makino (Osaka Institute of Technology), Hirofumi Shinohara (Renesas Technology Corp.)	<i>(S) Power-Gating-Aware High-Level Synthesis</i> Eunjoo Choi (LG Electronics), Changsik Shin (KAIST), Taewhan Kim (Seoul National University), Youngsoo Shin (KAIST)
	<i>Enhancing Beneficial Jitter Using Phase-Shifted Clock Distribution</i> Dong Jiao, Jie Gu, Pulkit Jain, Chris Kim (University of Minnesota)	<i>(S) A Parallel and Randomized Algorithm for Large-Scale Discrete Dual-Vt Assignment and Continuous Gate Sizing</i> Tai-Hsuan Wu, Lin Xie, Azadeh Davoodi (University of Wisconsin)
		<i>(S) Multiple Power-Gating Domain (Multi-VGND) Architecture For Improved Leakage Power Reduction</i> Ashoka Sathanur (Politecnico di Torino), Luca Benini (Università di Bologna), Alberto Macii, Enrico Macii, Massimo Poncino (Politecnico di Torino)
12:00-13:00	<i>Lunch</i>	
13:00-15:00	Hall A	Hall B
	Session 1.1.3: Power Delivery and Timing Session Chair: Swarup Bhunia (Case Western RU) Session Co-Chair: Radu Zlatanovici (Cadence Berkeley Labs)	Session 2.1.2: Variability-Aware Optimization Session Chair: Bharadwaj Amrutur (IISC) Session Co-Chair: Vishwani Agarwal (Auburn University)
	<i>A Multi-Story Power Delivery Technique for 3D Integrated Circuits</i> Pulkit Jain, Tae-Hyoung Kim, John Keane, Chris H. Kim (University of Minnesota)	<i>An Expected-Utility Based Approach to Variation Aware VLSI Optimization Under Scarce Information</i> Upavan Gupta, Nagarajan Ranganathan (University of South Florida)
	<i>Energy Harvesting Photodiodes with Integrated 2D Diffractive Storage Capacitance</i> Nathaniel J. Guilar, Erin G. Fong, Travis Kleeburg, Diego R. Yankelevich, Rajeevan Amirtharajah (University of California, Davis)	<i>SRAM Methodology for Yield and Power Efficiency: Per-Element Selectable Supplies and Memory Reconfiguration Schemes</i> Rouwaida Kanj (IBM Austin Research Laboratories), Rajiv V. Joshi (IBM T.J. Watson Laboratories), Zhou Li, JB Kuang, Hung Ngo (IBM Austin Research Laboratories), Ying Zhou, Weiping Shi (Texas A&M University), Sani Nassif (IBM Austin Research Laboratories)
	<i>Reducing Wakeup Latency and Energy of MTCMOS Circuits via Keeper Insertion</i> Charbel J. Akl, Magdy A. Bayoumi (University of Louisiana at Lafayette)	<i>(S) Row/Column Redundancy to Reduce SRAM Leakage in Presence of Random Within-Die Delay Variation</i> Maziar Goudarzi, Tohru Ishihara (Kyushu University)
<i>Low-Power High-Accuracy Timing Systems for Efficient Duty Cycling</i> Thomas Schmid, Jonathan Friedman, Zainul Charbiwala, Young H. Cho, Mani B. Srivastava (University of California, Los Angeles)	<i>(S) Reliability-centric Gate Sizing with Simultaneous Optimization of Soft Error Rate, Delay and Power</i> Koustav Bhattacharya, Nagarajan Ranganathan (University of South Florida)	

		(S) <i>Variation-Aware Gate Sizing and Clustering for Post-Silicon Optimized Circuits</i> Cheng Zhuo, David Blaauw, Dennis Sylvester (University of Michigan)	
15:00-15:15	<i>Break</i>		
15:15-17:15	Hall A	Hall B	J.N. Tata Auditorium
	Tutorial: <i>Low Power Design under Parameter Variations</i> Swarup Bhunia (Case Western Reserve University), Kaushik Roy (Purdue University)	Session 1.1.1: <i>Low Voltage Logic and Memory</i> Session Chair: Hiroaki Suzuki (Renesas) Session Co-Chair: Matt Ziegler (IBM) <hr/> <i>Error-Resilient Low-Power Viterbi Decoders</i> Rami A. Abdallah, Naresh R. Shanbhag (University of Illinois at Urbana Champaign) <hr/> <i>Increasing Minimum Operating Voltage (VDDmin) with Number of CMOS Logic Gates and Experimental Verification with up to 1Mega Stage Ring Oscillators</i> Taro Niyama, Zhe Piao, Koichi Ishida (University of Tokyo), Masami Murakata (STARC), Makoto Takamiya, Takayasu Sakurai (University of Tokyo) <hr/> <i>Thermal Analysis of 8-T SRAM for Nano-Scaled Technologies</i> Mesut Meterelliyoz, Jaydeep P. Kulkarni, Kaushik Roy (Purdue University) <hr/> <i>Analyzing Static and Dynamic Write Margin for Nanometer SRAMs</i> Jiajing Wang, Satyanand Nalam, Benton H. Calhoun (University of Virginia)	Tutorial: <i>Power Management Solutions for Computer Systems and Datacenters</i> Karthick Rajamani, Charles Lefurgy, Soraya Ghiasi, Juan Rubio, Heather Hanson, Tom Keller (IBM Austin Research Laboratories)
17:15-18:45	Panel: <i>Penalty For Power Reduction - Performance or Schedule or Yield?</i> Bodhisatya Sarker (Cadence Design Systems (I) Pvt Ltd) Nicco Bhabu (Cadence Design Systems (I) Pvt Ltd) Arijit Dutta (Freescall Semiconductors) Srinath D. (Kawasaki Micro) Kaip Sridhar (Marvel Technologies) Radhakrishnan Nair (SanDisk India) Jayant Lahiri (ARM India) [J.N. Tata Auditorium]		
Tuesday August 12, 2008			
08:30-10:00	Hall A	Hall B	
	Session 2.3.1: <i>Adaptive Algorithms for Energy-efficient Applications</i> Session Chair: Chi-Ying Tsui (Hong Kong University of Science and Technology) Session Co-Chair: Karthick Rajamani (IBM Austin Research Laboratories) <hr/> <i>Caching for Bursts (C-Burst): Let Hard Disks Sleep Well and Work Energetically</i> Feng Chen, Xiaodong Zhang (The Ohio State University) <hr/> <i>(S) 3-Tier Dynamically Adaptive Power-Aware Motion Estimator for H.264/AVC Video Encoding</i> Muhammad Shafique, Lars Bauer, Jörg Henkel (University of Karlsruhe) <hr/> <i>(S) Energy Conservation by Adaptive Feature Loading for Mobile Content-Based Image Retrieval</i> Karthik Kumar, Yamini Nimmagadda, Yu-Ju Hong, Yung-Hsiang Lu (Purdue University) <hr/> <i>(S) Extending the Lifetime of Media Recorders Constrained by Battery and Flash Memory Size</i> Younghyun Kim, Youngjin Cho, Naehyuck Chang (Seoul National University), Chaitali Chakrabarti (Arizona State University), Nam Ik Cho (Seoul National University)	Session 2.2.2: <i>Multi-core Power Optimization</i> Session Chair: Mary Jane Irwin (Penn State University) Session Co-Chair: Joerg Henkel (University of Karlsruhe) <hr/> <i>Proactive Temperature Management in MPSoCs</i> Ayse Kivilcim Coskun, Tajana Simunic Rosing (University of California, San Diego), Kenny C. Gross (Sun Microsystems) <hr/> <i>Entry Control in Network-on-Chip for Memory Power Reduction</i> Dongwook Lee (Seoul National University), Sungjoo Yoo (POSTECH), Kiyoung Choi (Seoul National University) <hr/> <i>PowerAntz: Distributed Power Sharing Strategy for Network on Chip</i> Suman K. Mandal, Rabi N. Mahapatra (Texas A&M University)	
10:00-10:15	<i>Break</i>		
10:15-11:15	<i>System Implications of Integrated Photonics</i> Norman P. Jouppi (Hewlett-Packard Laboratories) [J.N. Tata Auditorium]		
11:15-12:15	Hall A	Hall B	
	Poster Session	Design Contest Session	

	<p><i>Design of Dual Threshold Voltages Asynchronous Circuits</i> Behnam Ghavami, Hossein Pedram (Amirkabir University of Technology)</p>	<p><i>A low-power CMOS code-modulated multi-purpose dual-antenna receiver front-end</i> F. Tzeng, A. Jahanian, D. Pi, P. Heydari (University of California, Irvine)</p>	
	<p><i>O2C: Occasional Two-Cycle Operations for Dynamic Thermal Management in High Performance In-Order Microprocessors</i> Swaroop Ghosh, Jung-Hwan Choi, Patrick Ntai, Kaushik Roy (Purdue University)</p>	<p><i>A 150mV, process variation tolerant Schmitt trigger based sub-threshold SRAM</i> J. P. Kulkarni, K. Roy (Purdue University)</p>	
	<p><i>Low Power High Bandwidth Amplifier with RC Miller and Gain Enhanced Feedforward Compensation</i> Shagun Bajoria, Vineet Kumar Singh, Raju Kunde, Chetan D. Parikh (Dhirubhai Ambani Institute of Information and Communication Technology)</p>	<p><i>Energy metering for free: augmenting switching regulators for real-time monitoring</i> P. Dutta (UC Berkeley), M. Feldmeier (MIT), J. Taneja (UC Berkeley), J. Paradiso (MIT), D. Culler (UC Berkeley)</p>	
	<p><i>Single Stage Static Level Shifter Design for Subthreshold to I/O Voltage Conversion</i> Yi-Shiang Lin, Dennis M. Sylvester (University of Michigan)</p>		
	<p><i>Power Reduction in On-Chip Interconnection Network by Serialization</i> Madan Arvind, Bharadwaj Amrutur (Indian Institute of Science)</p>		
	<p><i>A Probabilistic Technique for Full-chip Leakage Estimation</i> Shaobo Liu, Qinru Qiu, Qing Wu (Binghamton University, State University of New York)</p>		
	<p><i>Bus Encoding for Simultaneous Delay and Energy Optimization</i> Jingyi Zhang, Qing Wu, Qinru Qiu (Binghamton University, State University of New York)</p>		
	<p><i>Frequency Planning for Multi-Core Processors Under Thermal Constraints</i> Michael Kadin, Sherief Reda (Brown University)</p>		
	<p><i>Reducing Leakage Power by Accounting for Temperature Inversion Dependence in Dual-Vt Synthesized Circuits</i> Andrea Calimera (Politecnico di Torino), R. Iris Bahar (Brown University), Enrico Macii, Massimo Poncino (Politecnico di Torino)</p>		
	<p><i>Variability of Flip-Flop Timing at Sub-Threshold Voltages</i> Niklas Lotze, Maurits Ortmanns, Yiannos Manoli (University of Freiburg)</p>		
	<p><i>Low Power Current Mode Receiver With Inductive Input Impedance</i> Marshnil V. Dave, Maryam Shojaei Baghini, Dinesh Sharma (Indian Institute of Technology, Bombay)</p>		
	<p><i>Analytical Results for Design Space Exploration of Multi-core Processors Employing Thread Migration</i> Ravishankar Rao, Sarma Vrudhula, Krzysztof Berezowski (Arizona State University)</p>		
	<p><i>A Physical Level Study and Optimization of CAM-Based Checkpointed Register Alias Table</i> Elham Safi, Andreas Moshovos, Andreas Veneris (University of Toronto)</p>		
12:15-13:15	Lunch		
13:15-14:15	Hall A	Hall B	J.N. Tata Auditorium
	<p>Session 1.2.1: Memory Systems & Special-purpose Hardware Session Chair: Vasantha Erraguntla (Intel) Session Co-Chair: Alper Buyuktosunoglu (IBM)</p>	<p>Session 1.3.1: Low-Power Challenges in Analog and Mixed-Signal Front-ends Session Chair: Kameran Azadet (LSI) Session Co-Chair: William Li (Intel)</p>	Tutorials
	<p><i>Enhancing Energy Efficiency of Processor-Based Embedded Systems through Post-Fabrication ISA Extension</i> Hamid Noori (Institute of Systems, Information Technologies and Nanotechnologies), Farhad Mehdi-pour, Koji Inoue, Kazuaki Murakami (Kyushu University)</p>	<p><i>Optimal Power and Noise Allocation for Analog and Digital Sections of a Low Power Radio Receiver</i> Kannan Aryaperumal Sankaragomathi, Manodipan Sahoo, Satyam Dwivedi, Bharadwaj S. Amrutur, Navakanta Bhat (Indian Institute of Science)</p>	<p>Tutorial: A Tutorial on Test Power Vishwani D. Agrawal (Auburn University)</p>

	<i>Energy-Efficient MESI Cache Coherence with Pro-Active Snoop Filtering for Multicore Microprocessors</i> Avadh Patel, Kanad Ghose (State University of New York Binghamton)	<i>Design of Low-Power Short-Distance Opto-Electronic Transceiver Front-Ends with Scalable Supply Voltages and Frequencies</i> Xuning Chen (Princeton University), Gu-Yeon Wei (Harvard University), Li-Shiuan Peh (Princeton University)	
14:15-15:15	<i>(S) A Low Power Layered Decoding Architecture for LDPC Decoder Implementation for IEEE 802.11n LDPC Codes</i> Jie Jin, Chi-Ying Tsui (The Hong Kong University of Science and Technology)	<i>(S) On the Power Efficiency of Cascode Compensation over Miller Compensation in Two-Stage Operational Amplifiers</i> Hamed Aminzadeh, Khalil Mafinezhad (Ferdowsi University of Mashhad)	Tutorial: Power Delivery for High Performance Microprocessors Srikanth Balasubramanian (Intel Corporation)
	<i>(S) A Secure and Low-Energy Logic Style Using Charge Recovery Approach</i> Mehrdad Khatir, Amir Moradi, Alireza Ejlali, Mohammad T. Manzuri Shalmani, Mahmoud Salmasizadeh (Sharif University of Technology)	<i>(S) A 1-V Piecewise Curvature-corrected CMOS Bandgap Reference</i> Jing-hu Li, Yu-nan Fu, Yong-sheng Wang (Harbin Institute of Technology)	
	<i>(S) Word-Interleaved Cache: An Energy Efficient Data Cache Architecture</i> T. Venkata Kalyan, Madhu Mutyam (Indian Institute of Technology Madras)	<i>(S) A 1.8/2.4-GHz Dual-band CMOS Low Noise Amplifier Using Miller Capacitance Tuning</i> Deepak Balemarthy, Roy Paily (Indian Institute of Technology, Guwahati)	
15:15-15:30	<i>Break</i>		
15:30-16:30	Innovations to Extend CMOS Nano-transistors to the Limit Tahir Ghani (Intel Corporation) [J.N. Tata Auditorium]		
16:30-18:00	Panel: Power Management from Cores to Datacenters: Where are we going to get the next ten-fold improvements? Parthasarathy Ranganathan (Hewlett Packard Labs) [J.N. Tata Auditorium]		
19:00	Banquet: Classical Indian Dance [Atria Hotel]		
Wednesday August 13, 2008			
08:00-09:30	Hall A	Hall B	
	Industry Session	Session 2.2.3: Run-time Power & Thermal Management Session Chair: Rabi N. Mahapatra (Texas A&M University) Session Co-Chair: Massimo Poncino (Politecnico di Torino)	
	<i>SOC Designs in the Energy Conscious Era</i> Srikanth Jadcherla (Synopsys Inc.)	<i>Simultaneous Optimization of Battery-Aware Voltage Regulator Scheduling with Dynamic Voltage and Frequency Scaling</i> Youngjin Cho, Younghyun Kim, Yongsoo Joo, Kyungsoo Lee, Naehyuck Chang (Seoul National University)	
	Tutorial: Clock Gating for Power Optimization in ASIC Design Cycle : Theory & Practice Jairam S, Madhusudan Rao, Jithendra Srinivas, Parimala Vishwanath, Udayakumar H., Jagdish Rao (Texas Instruments)	<i>Expected System Energy Consumption Minimization in Leakage-Aware DVS Systems</i> Jian-Jia Chen, Lothar Thiele (Swiss Federal Institute of Technology (ETH) Zurich)	
		<i>Hybrid Dynamic Thermal Management Based on Statistical Characteristics of Multimedia Applications</i> Inchoon Yeo, Eun Jung Kim (Texas A&M University)	
09:30-09:45	<i>Break</i>		
09:45-10:45	Advances in Low Power Verification Janick Bergeron (Synopsys, Inc.) [J.N. Tata Auditorium]		
10:45-12:15	Hall A	Hall B	
	Tutorial: Low Power Chips: A Fabless ASIC Perspective Shashank Bhonge (Open-Silicon Research Pvt. Ltd), Vamsi Boppana (Open-Silicon, Inc.)	Session 2.2.1: System-Level Power Estimation Session Chair: Todd Austin (University of Michigan) Session Co-Chair: Naehyuck Chang (Seoul National University)	
		<i>A Framework for Energy Consumption Based Design Space Exploration for Wireless Sensor Nodes</i> Sonali Chouhan, M. Balakrishnan, Ranjan Bose (Indian Institute of Technology Delhi)	
		<i>Full-System Chip Multiprocessor Power Evaluations Using FPGA-Based Emulation</i> Abhishek Bhattacharjee, Gilberto Contreras, Margaret Martonosi (Princeton University)	
		<i>Noninvasive Leakage Power Tomography of Integrated Circuits by Compressive Sensing</i> Davood Shamsi, Petros Boufounos, Farinaz Koushanfar (Rice University)	

12:15-13:15	<i>Lunch</i>	
13:15-15:15	Hall A	Hall B
	Tutorial: <i>On Leakage Currents: Sources and Reduction for Transistors, Gates, Memories and Digital Systems</i> Wolfgang Nebel (University of Oldenburg), Domenik Helms (OFFIS Research Institute)	Session 1.2.2: Microarchitectural Techniques Session Chair: Masaaki Kondo (University of Tokyo) Session Co-Chair: Koji Inoue (Kyushu University)
		<i>Impact of Dynamic Voltage and Frequency Scaling on the Architectural Vulnerability of GALS Architectures</i> Niranjan Soundararajan, Vijaykrishnan Narayanan, Anand Sivasubramaniam (The Pennsylvania State University)
		<i>Instruction-Driven Clock Scheduling with Glitch Mitigation</i> Gu-Yeon Wei, David Brooks, Ali Durlov Khan, Xiaoyao Liang (Harvard University)
		<i>(S) Thread Fusion</i> José González, Qiong Cai, Pedro Chaparro, Grigorios Magklis (UPC-Intel Lab Barcelona), Ryan Rakvic (United States Naval Academy, Annapolis), Antonio González (UPC-Intel Lab Barcelona)
		<i>(S) Power-Efficient Clustering via Incomplete Bypassing</i> Eric P. Villasenor, DaeHo Seo, Mithuna S. Thottethodi (Purdue University)
		<i>(S) Lazy Instruction Scheduling: Keeping Performance, Reducing Power</i> Ali Mahjur (Shahid Beheshti University), Mahmud Taghizadeh, Amir Hossein Jahangir (Sharif University of Technology)
15:15-15:30	<i>Break</i>	
15:30-16:30	<i>On the Rules of Low-Power Design (and How to Break Them)</i> Todd M. Austin (University of Michigan) [J.N. Tata Auditorium]	
16:30-17:30	<i>Next-Generation Power-Aware Design</i> Takayasu Sakurai (The University of Tokyo) [J.N. Tata Auditorium]	
17:30	<i>Closing Remarks</i> [J.N. Tata Auditorium]	